μ PD78C10CW/G μ PD78C11CW/G

PRODUCT DESCRIPTION



μPD78C10CW/G μPD78C11CW/G

PRODUCT DESCRIPTION



DESCRIPTION

The $\mu PD78C11$ is a single-chip, CMOS 8-bit microcomputer in which a 16-bit ALU, a ROM, a RAM, an A/D converter, a multifunction timer/event counter, and a serial interface are all integrated. Moreover, a 60k-byte external expansion memory (ROM/RAM) can be connected.

The $\mu PD78C10$ is identical to the $\mu PD78C11$ minus the ROM and direct addressing to an external memory up to 64k bytes is possible.


Since the $\mu PD78C11$ and $\mu PD78C10$ have CMOS construction, their operations are performed with low power consumption. By using the standby function, they perform functions such as data retention with lower power consumption.

FEATURES

- ° One-chip microcomputer (µCOM-87AD)
- ° 159 instructions
 - uCOM-87 upward compatible
 - Multiplication and division instructions
 - 16-bit arithmetic operation instructions
- ° Instruction cycle: lµs/12MHz
- Internal ROM : 4096W x 8 (μPD78C11)
- Internal RAM : 256W x 8
- $^{\circ}$ Direct addressing to an external memory (ROM/RAM) up to 64K bytes
- Highly accurate 8-bit A/D converter
 - Eight analog inputs
- ° General-purpose serial interface
 - Asynchronous, synchronous, and I/O interface modes
- Multifunction 16-bit timer/event counter
- ° Two 8-bit timers
- ° I/O lines : 44 (μ PD78Cll)
 - : 32 (µPD78C10)
- o Interrupt functions : Three external, eight internal
 - Nonmaskable interrupt: 1Maskable interrupts : 10
- Zero-cross detection function (two inputs)
- Standby functions
 - HALT mode
 - Hardware/software STOP mode
- ° CMOS
- ° Single power supply
- ° 64-pin plastic shrink DIP (750 mil)
 - (μ PD78C11CW/ μ PD78C10CW)
 - 64-pin plastic flat package (µPD78C11G)
 - 64-pin plastic QUIP (µPD78C11G/µPD78C10G)


Pin Configuration (Top View)

Quil/Shrink Dip Package



Pin Configuration(Top View)

Flat Package



Block Diagram of µPD78C11/µPD78C10



Table of Contents

			Page
1.	PIN F	UNCTIONS	1-1
2.	DIFFE	RENCE BETWEEN µPD78C11 AND µPD78C10	2-1
3.	INTER	NAL BLOCK FUNCTIONS	3-1
	3.1	Registers	3-1
		Arithmetic Logic Unit (ALU)	3-3
		Program Status Word (PSW)	3-4
		Memory	3-7
	3.5	Port Functions	3-10
	3.6	Timer	3-20
	3.7	Timer/Event Counter	3-24
	3.8	Serial Interface	3-31
	3.9	Analog/Digital Converter	3-46
		Zero-cross Detection Circuit	3-49
	T.100.00	DUDE COMEDOT DUNCETONS	4-1
4.		RUPT CONTROL FUNCTIONS	4-1
			4-1
		Nonmaskable Interrupt Functions	4-7
		Interrupt Operation by SOFTI Instruction	
	4 • 4	interrupt operation by sorii instruction	4-11
5.	STAND	BY FUNCTION	5-1
	5.1	HALT mode	5-1
	5.2	Software STOP Mode	5-2
	5.3	Hardware STOP Mode	5-3
	5.4	Low Power-Supply Voltage Data Retain Mode	5-3
	5.5	Releasing HALT Mode	5-3
	5.6	Releasing Software STOP Mode	5-5
	5.7	Releasing hardware STOP mode	5-7
6.	RESET	OPERATION	6-1
7.	INSTR	UCTION SET	7-1
	7.1	Operand Expression Format/Description method	7-1
	7.2	Instruction Code Description	7-2
		Instruction Execution Time	
8.	LIST	OF MODE REGISTERS	8-1
9.	DIFFE	RENCE BETWEEN µPD78Cll AND µPD78ll	9-1

1. PIN FUNCTIONS

Name	Input/Output	F	unction			
PA7-PA0 (Port A)	Input/Output	These 8 pins constitute an 8-bit I/O port and input/output can be specified in bit units.				
PB7-PB0 (Port B)	Input/Output		constitute an 8-bit I/O			
PCO/TxD	Input/Output/ Output	Port C These 8 pins constitute an	Transmit Data This pin outputs serial data.			
PC1/RxD	Input/Output/ Inpout	8-bit I/O port and input/output	Receive Data This pin inputs serial data.			
PC2/SCK	Input/Output/	can be speci- fied in bit	Serial Clock This pin inputs/outputs			
	Input/Output	units.	serial clock. It be- comes an output pin when an internal clock is used or an input pin when an external clock is used.			
PC3/INT2/ TI	Input/Output/ Input/Input		Interrupt Request/Timer Input This pin inputs edge triggering (falling edge) maskable inter- rupt or external clock for timer. This pin is also shared with zero- cross detection pin for AC input.			

Name	Input/Output	Function					
PC4/TO	Input/Output/ Output		Timer Output This pin outputs square				
			waves in which one				
			cycle of the internal				
			clock forms a half				
			cycle, indicating the				
			timer's counting time.				
PC5/CI	Input/Output/		Counter Input				
	Input		This pin inputs exter-				
			nal pulse for timer/				
			event counter.				
PC6/C00	Input/Output/	SART OF WAR	Counter Output 0,1				
PC7/CO1	Output	SALAT PART	This pin outputs				
	n Howard Line		programmable square				
	and Arraya in the		wave by timer/event				
			counter.				
PD7-PD0/	Input/Output/	Port D	Address/Data Bus				
AD7-AD0	Input/Output	These 8 pins	These pins function				
		constitute an	as multiplexed address/				
	s da santation	8-bit I/0	data bus when using an				
		port and	external memory.				
	Triban kriger in de	input/output					
		can be spec-	No. 10 Page 18				
		ified in bit					
		units					
		(µPD78C11).					
PF7-PF0/	Input/Output/	Port F	Address Bus				
AB15-AB8	Output	These 8 pins	These pins function as				
		constitute an	address bus when using				
		8-bit I/0	an external memory.				
	extraction of the second	port and					
		input/output					
	· ·	can be spec-					
		ified in bit					
		units.					

Name	Input/Output	Function
WR	Output	This is a strobe signal output to
(Write	at Granding Pa	write data in external memory. This
Strobe)		signal becomes high level except the
		data write machine cycle for external
		memory. This signal becomes output
		high impedance when the RESET signal
		low or in the hardware STOP mode.
RD (Read	Output	This is a strobe signal output to read
Strobe)		data from external memory. This signal
		becomes high level except the data
24 Jan 1981 1981 1981		read machine cycle from external
		memory. This signal becomes output
	to agree N	high impedance when the $\overline{ ext{RESET}}$ signal
		is low or in the hardware STOP mode.
ALE	Output	This is a strobe signal to externally
(Address		latch the low-order address informa-
Latch	800	tion output to pins PD7-PD0 to access
Enable)		the external memory. This signal
		becomes output high impedance when the
		RESET signal is low or in the hardware
		STOP mode.
MODE0	Input/Output	In the $\mu PD78C11$, pin MODE 0 is set to
MODE1		"O" (low level) and pin MODEl to "l"
(Mode)		(high level).
		In the µPD78Cl0, the external memory
		capacity can be selected by setting
		pins MODEO and MODE1 as follows.
90.05		and the state of the
		MODEO MODE1 External memory
		0 0 4K bytes
		1 0 16K bytes
		1 - 64K bytes
		When both pins MODEO and MODE1 are set
		to "1", these pins synchronize to the
		ALE and a control signal is output.

Name	Input/Output	Function
NMI (Non-	Input	This pin inputs the edge triggering
maskable		(falling edge) nonmaskable interrupt.
Interrupt)		
INTl	Input	This pin inputs edge triggering
(Inter-		(rising edge) maskable interrupt. This
rupt		pin is also shared with zero-cross
Request)	egation is the color	detection pin for AC input.
AN7-AN0	Input	These eight pins input analog signals
(Analog		for the A/D converter. Pins AN7-AN4
Input)		can be used as edge detection (falling
		edge) inputs.
VAREF	Input	This pin inputs the reference voltage
(Refer-		for the A/D converter.
ence		
Voltage)		
AVDD		Power supply pin for the A/D converter
(Analog		
V _{DD})		
AVSS		Ground pin for the A/D converter
(Analog		
V _{SS})	and was to be a second	
X1, X2		These are crystal connecting pins for
(Crystal)		the system clock oscillation. When
		clock is externally supplied, input
	galanta again ta da an	it through pin Xl.
RESET	Input	This pin inputs the active-low
(Reset)		reset input signal.
STOP	Input	This pin inputs control signal of
(Stop)		the hardware STOP mode. When low
1.00		level of this signal is input, the
		oscillator stops to operate.
v_{DD}		Positive power supply pin
V _{SS}		Ground pin

2. DIFFERENCE BETWEEN uPD78C11 AND uPD78C10

A difference between $\mu PD78C11$ and $\mu PD78C10$ is the provision or otherwise of the internal mask programmable ROM. Depending on this, the memory mapping will differ as follows.

(1) µPD78C11

The μ PD78Cll incorporates a mask programmable ROM in addresses 0000H to 0FFFH and a RAM in addresses FF00H to FFFFH. Also, external memory can be gradually expanded up to 60K bytes (addresses 1000H to FEFFH). By setting the MEMORY MAPPING register (refer to Fig. 3-11), the external memory size can be selected from among no external memory, 256 bytes, 4K bytes, 16K bytes, and 60K bytes. The external memory can be accessed by using PD7 to PD0 (multiplexed address/data bus), PF7 to PF0 (address bus), $\overline{\text{RD}}$, $\overline{\text{WR}}$, and ALE signals. Both programs and data can be stored in the external memory. The PF7 to PF0 become address lines depending on the external memory size and the remaining pins can be used as general-purpose I/O ports as shown below.

PF7	PF 6	PF5	PF4	PF3	PF 2	PF1	PF 0	External memory
Port	256 bytes max.							
Port	Port	Port	Port	AB11	AB10	AB9	AB8	4K bytes max.
Port	Port	AB13	AB12	AB11	AB10	AB9	AB8	16K bytes max.
AB15	AB14	AB13	AB12	AB11	AB10	AB9	AB8	60K bytes max.

(2) uPD78C10

Since the $\mu PD78C10$ does not incorporate a ROM, all memory areas excluding the internal RAM area (FF00H to FFFFH) can be set as external memory. By setting pins MODEO and MODE1, external memory sizes can be selected from among 4K bytes (0000H to 0FFFH), 16K bytes (0000H to 3FFFH), and 64K bytes (0000H to FEFFH) as shown below and in Fig. 2-1.

Operation mode	Contro	l pin	External	Internal RAM
	MODEl	MODE0	memory	
4K-byte access	0	0	4K bytes	FF00H to FFFFH
			(0000H to	
			OFFFH)	
16K-byte access	0	1	16K bytes	FF00H to FFFFH
			(0000H to	
			3FFFFH)	
64K-byte access	1	1	64K bytes	FF00H to FFFFH
			(0000H to	
			FEFFH)	

The external memory can be accessed by using PD7 to PD0 (multiplexed address/data bus), PF7 to PF0 (address bus), $\overline{\text{RD}}$, $\overline{\text{WR}}$, and ALE signals. When accessing 4K- or 16K-byte external memory, among pins PF7 to PF0, those not used as address lines can be used as general-purpose I/O ports. External memory size can be selected by setting pins MODEO and MODE1. Be sure to set "0" to bits MM2, MM1, and MM0 of the MEMORY MAPPING register.




Fig. 2-1 µPD78C10 Memory Map

3. INTERNAL BLOCK FUNCTIONS

3.1 Registers

In total 32 registers are provided: 16 8-bit registers and 4 16-bit registers, as shown in Fig. 3-1 below.




Fig. 3-1 Register Configuration

(1) General-purpose registers (B, C, D, E, H, L)

Two sets of general-purpose registers (MAIN: B, C, D, E, H, L and ALT: B', C', D', E', H', L') are provided. Besides having functions such as auxiliary registers of the accumulator, these registers function as data pointers to address the data memory when used in pairs (BC, DE, HL; B'C', D'E', H'L'). Especially, four register pairs (DE, D'E', HL, H'L') function as base registers. By using the two register sets, when an interrupt occurs, the interrupt is serviced by saving the contents of register to another register set without saving them in memory. This other register set can be used as expansion registers of data pointer. For the register pairs DE, HL, D'E',

and H'L', l-step autoincrement/decrement and 2-step autoincrement addressing modes are available, thereby reducing the data processing time. By executing the EXX instruction, registers BC, DE, and HL can be exchanged with the ALT registers at one time. Also by executing the EXH instruction, only HL register can be exchanged with the ALT registers.

(2) Working/vector register (V)

When specifying a working area on the memory area, high-order 8 bits of a memory address are addressed by using this V register. Low-order 8 bits are addressed by the immediate data of instruction. For this reason, the memory area specified by the V register can be used as a working register of $256W \times 8$. In this manner, a working register can be specified in

In this manner, a working register can be specified in a 1-byte address field. Therefore, the program size can be reduced by using the working area for flags, parameters, and counters of software.

By executing the EXA instruction, the V register forming a pair with the accumulator can be exchanged with the ALT registers.

(3) Accumulator (A)

Since the $\mu PD78C11$ and $\mu PD78C10$ are of accumulator type architecture, the accumulator plays an important role in 8-bit data processings such as 8-bit arithmetic operations, logical operations, etc. By executing the EXA instruction, the accumulator forming a pair with the vector register (V) can be exchanged with the ALT registers.

(4) Expansion Accumulator (EA)

This accumulator plays an important role in 16-bit data processing such as 16-bit arithmetic operations, logical operations, etc. By executing the EXA instruction, this register can be exchanged with the EA' register in the ALT registers.

(5) Program Counter (PC)

This is a 16-bit register that retains address information of the program to be executed next. Normally, the program counter is automatically incremented by the number of bytes of the fetched instruction. When an instruction with branch is executed, the immediate data or the contents of register are loaded to the program counter. The PC is cleared to

0000H when the RESET signal is input.

(6) Stack Pointer (SP)

This is a 16-bit register that retains the starting address information in the stack area (LIFO format) in memory.

The contents of the stack pointer is decremented when a call or PUSH instruction is executed or when an interrupt occurs. They are incremented when a return or POP instruction is executed.

3.2 Arithmetic Logic Unit (ALU) ... 16 bits The arithmetic logic unit performs the following operations.

- ° 8-bit data processing such as
 - Arithmetic operation
 - Logical operation
 - Shift
 - Rotation
- ° 16-bit data processing such as
 - Arithmetic operation
 - Logical operation
 - Shift
- ° 8-bit multiplication
- ° Division

16-bit divide by 8-bit

3.3 Program Status Word (PSW)

The program status word consists of 6 kinds of flags, of which 3 kinds of flags (Z, HC, and CY) can be tested by executing an instruction. The contents of PSW are automatically saved to the stack when an interrupt (external, internal, or SOFTI instruction) is generated and they are restored by the RETI instruction. All the bits are reset to 0 by the RESET signal input.

7	6	5	4	3	2	1	0
0	z	sĸ	нс	L1	Lo	0	CY

Fig. 3-2 Configuration of Program Status Word

(1) Z (Zero)

This flag is set to 1 if an operation result is zero. Otherwise, this flag is set to 0.

(2) SK (Skip)

This flag is set to 1 when the skip conditions have been satisfied. Otherwise, this flag is set to 0.

(3) HC (Half Carry)

The half carry flag is set to 1 if a carry/borrow is generated from/to bit 3 of the ALU as a result of an 8-bit arithmetic operation. Otherwise, this flag is set to 0.

(4) L1

The Ll flag is set to 1 when the MVI A, byte instruction is executed continuously (string effect). Otherwise, this flag is set to 0.

(5) LO

The LO flag is set to 1 when MVI L, byte or LXI H, word instruction is executed continuously (string effect). Otherwise this flag is set to 0.

(6) CY (Carry)

The CY flag is set to 1 if a carry/borrow is generated from/to bit 7 or 15 of the ALU as a result of an arithmetic operation. Otherwise, this flag is set to 0. When any of 35 ALU instructions, or rotation or carry operation instructions is executed, each of the flags is affected as listed in Table 3-1.

Table 3-1 Flag Operation

		Operation	18.	22.5		D6	D5	D4	D3	D2	D0	e de devide de la companya della companya della companya de la companya della com
	reg, memor	у	imm	ediate	skip	Z	SK	HC	L1	LO	CY	
ADD ADC SUB SBB DADD DADC DSUB DSBB EADD ESUB	ADDW ADCW SUBW SBBW	ADDX ADCX SUBX SBBX	ADI ACI SUI SBI			‡	0	‡	0	0	‡	
ANA ORA XRA DAN DOR DXR	ANAW ORAW XRAW	ANAX ORAX XRAX	ANI ORI XRI	ANIW		‡	0	•	0	0	•	
ADDNC SUBNB GTA LTA DADDNC DSUBNB DGT DLT		ADDNCX SUBNBX GTAX LTAX	ADINC SUINB GTI LTI	GTIW LTIW		‡	‡	‡	0	0	‡	
ONA OFFA DON DOFF	ONAW OFFAW	ONAX OFFAX	ONI OFFI	ONIW		‡	1	•	0	0	•	
NEA EQA DNE DEQ	NEAW EQAW	NEAX EQAX	NEI EQI	NEIW EQIW		ţ	‡	‡	0	0	ŧ	
INR DCR	INRW DCRW					‡	1	‡	0	0	•	
DAA	I		<u> </u>			1.	1 0	1	10	0	1.1	
RLR	RLL SLI DRLL I	SLL SLR DS	: 1 1			•	0	•	0	0	‡	
SLRC	SLLC	JODK DO				1 •	1	•	· ·	0	11	
STC					-	1 0	0	•	- 0	10	0	
CLC			MVI .	A. bvte	 		10	•	1 1		-	
			MVI I	L, byte H. word		•	0	•	0	1	•	
			LAL	i, word	BIT SK SKN SKIT SKNIT RETS	•	:	•	0	0	•	† Affected (set or reset 1 Set 0 Reset
 		All other is	nstruction	ns	11213	•	_	•	0	0	•	• ······ Not affected
L		511167					-		, ,			

3.4 Memory

A maximum of 64K-byte memory can be addressed to the $_{\mu}PD78C11$ and $_{\mu}PD78C10$. Memory mapping is shown in Fig. 3-3. The external memory and internal RAM areas can be freely used as program memory and data memory. High-speed data processing is possible because access timings of internal memory and external memory are identical.

(1) Interrupt starting addresses The interrupt starting addresses are fixed as follows.

NMI	0004H
INTTO/INTT1	0008Н
INT1/INT2	0010Н
INTEO/INTE1	0018Н
INTEIN/INTAD	0020H
INTSR/INTST	0028Н
SOFTI	0060Н

(2) Call address table The call addresses of 1-byte instruction (CALT) can be stored in a 64-byte area of addresses 0080H to

(3) Special area in memory

OOBFH.

Since the reset starting addresses, interrupt starting addresses, and call tables are assigned to addresses 0000H to 00BFH, use this area bearing in mind this assignment. Addresses 0800H to 0FFFH can be directly addressed by executing a 2-byte call instruction (CALF).

The ${}_{\mu}\text{PD78C11}$ incorporates a mask programmable ROM in addresses from 0000H to 0FFFFH.

Since the $\mu PD78C10$ does not incorporate a ROM in addresses 0000H to 0FFFH, this special area can be externally set.

(4) Internal data memory area

The 256-byte RAM is incorporated in locations FF00H to
FFFFH. The all 256-byte RAM contents are retained in
standby mode.

(5) External memory area

In the μ PD78C11, the external memory can be gradually expanded up to 60K bytes in addresses 1000H to FEFFH by setting the MEMORY MAPPING register. In the μ PD78C10, a 64K-byte external memory can be set in addresses 0000H to FEFFH by setting the MODEO and MODE1 pins as shown in Fig. 2-1. The external memory can be accessed by PD7 to PD0

The external memory can be accessed by PD7 to PD0 (multiplexed address/data bus), PF7 to PF0 (address bus, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and ALE signals. Both programs and data can be stored in the external memory.

(6) Working register area

A 256-byte working register can be assigned in any part of memory by the V register. Thus, the working register addressing is possible.




Fig. 3-3 Memory Mapping

3.5 Port Functions

(1) PA7-PA0 (Port A)

These eight pins constitute an 8-bit I/O port with an I/O buffer function and a latch function. Port A can be specified as input or output port in bit units by setting the MODE A register. These pins become output high impedance when Port A is specified as an input port or when a reset signal is applied.




Fig. 3-4 Port A

(a) When specified as an output port (MA_{n=0})
When Port A is specified as an output port, the output latch becomes effective and data transfer can be performed between the output latch and the accumulator by executing a transfer instruction.
The contents of the output latch can be directly set/reset in bit units by executing an arithmetic or logical operation instruction without intervention of the accumulator. Data written to the output latch are retained until the next Port A output latch manipulating instruction is executed.




Fig. 3-5 Port A when Specified as an Output Port

(b) When specified as an input port ($MA_n=1$) When Port A is specified as an input port, the contents of the PA line can be loaded to the accumulator by executing a transfer instruction. The contents of the PA line can be directly tested in bit units by executing an arithmetic or logical operation without intervention of the accumulator.




Fig. 3-6 Port A when Specified as an Input Port

Actually, the instructions are executed in 8-bit units. If a read instruction of Port A (MOV A, PA) is executed, the contents of input line of the port specified for input and those of the output latch specified for output are loaded to the accumulator. When a write instruction of Port A (MOV PA, A, etc.) is executed, data are written to both the output latches of the ports specified for input and for output.

However, the contents of the output latch of the bits specified as an input port cannot be loaded to the accumulator neither are they output to the external pins (which are functioning as input pins) because the output buffer is in high impedance state.

MODE A register (MA)

The MA register is an 8-bit register used to specify input/output of Port A. The input/output of Port A can be specified in bit units and Port A functions as an input port when the corresponding bit of the MA register is 1, and functions as an output port when the corresponding bit is 0. All the bits are set to 1 when the RESET signal is input or when the hardware STOP mode is set and Port A functions as an input port (output becomes high impedance).




Fig. 3-7 MODE A Register Format

(2) PB7-PB0 (Port B)

Same as Port A, these eight pins constitute an 8-bit I/O port with an I/O buffer and output latch functions. Port B can be specified as an input or output port in bit units by setting the MODE B register. These pins become output high impedance when Port B is specified as an input port and when a reset signal is applied. The operations of Port B are identical to those of Port A and the contents of Port B can be directly set/reset and tested in bit units by executing an arithmetic or logical operation instruction without the intervention of the accumulator. Data transfer between the accumulator and Port B can be also performed.

MODE B register (MB)

Same as the MODE A register of Port A, the MODE B register is an 8-bit register used to specify input/output to/from Port B in bit units.

All the bits are set to 1 when the $\overline{\text{RESET}}$ signal is input or in the hardware STOP mode and Port B functions as an input port (output becomes high impecance).




Fig. 3-8 MODE B Register Format

(3) PC7-PC0 (Port C)

The Port C is an 8-bit special I/O port and input/
output can be specified in bit units same as Port A.
Besides this function as a general-purpose I/O port,
these pins function as control signals. These functions are selected by setting the MODE C register and
the MODE CONTROL C register in bit units as listed below.

Table 3-2 Functions of PC7-PC0

	$MCC_n = 1$	$MCC_n = 0$				
	$MC_n = \times$	$MC_n = 0$	$MC_n = 1$			
PC 0	T _X D Output	Output	Input			
PC 1	R _X D Input	Output	Input			
PC 2	SCK I/O	Output	Input			
PC 3	INT2/TI Input	Output	Input			
PC 4	TO Output	Output	input			
PC 5	CI input	Output	Input			
PC 6	CO 0 Output	Output	Input			
PC 7	CO 1 Output	Output	Input			

(n = 0 - 7)

The functions of Port C when specified as a general-purpose I/O port are identical to those of Port A and the contents of Port C can be directly set/reset and tested by executing an arithmetic or logical operation instruction. Data transfer between the accumulator and Port C is also possible.

MODE CONTROL C register (MCC)

The MCC register is an 8-bit register used to specify the port/control signal I/O modes of Port C in bit units.

Pins PC7-PC0 are set to the control signal I/O mode when the corresponding bit of the MODE CONTROL C register is 1, and are set to the port mode when the corresponding bit is 0.

All the bits of the MODE CONTROL C register are set to 0 when the $\overline{\text{RESET}}$ signal is input or in the hardware STOP mode, and the register is set to port mode.




Fig. 3-9 MODE CONTROL C Register Format

MODE C register (MC)

The MODE C register is an 8-bit register used to specify Port C input/output in bit units same as the MODE A register for Port A. The contents of the MODE C register corresponding to the bits specified to the control mode by the MODE CONTROL C register are ignored.

All the bits of the MODE C register are set to 1 when the $\overline{\text{RESET}}$ signal is input or in the hardware STOP mode. At this time, all the bits of the MODE CONTROL C register are set to 0. Therefore, Port C becomes an input port (output high impedance).




Fig. 3-10 MODE C Register Format

(4) PD7-PD0 (Port D)

These eight pins constitute an 8-bit general purpose I/O port which also function as multiplexed address/data bus. When functioning as a general-purpose I/O port, specifying input/output in byte (8 bits) units is possible. When connecting an external memory, these pins function as multiplexed address/data bus. These two functions are selected by setting the MEMORY MAPPING register.

The operations of Port D when specified as a general-purpose I/O port are identical to those of Port A except that the I/O specification is in byte units. The contents of Port D can be directly set/reset and tested in bit units by executing an arithmetic operation or logical arithmetic operation instruction without intervention of the accumulator. Data transfer between Port D and the accumulator is also possible.

(5) PF7-PF0 (Port F)

These eight pins constitute an 8-bit general-purpose I/O port and they function also as an address bus. When functioning as a general-purpose I/O port, input/output can be specified in bit units. When accessing an externally expansion memory larger than 256 bytes, address signals are output through these pins depending on the external expansion memory size. These two functions are selected by setting the MEMORY MAPPING register and the MODE F register.

PF7	PF6	PF 5	PF 4	PF3	PF 2	PF1	PF 0	External memory
Port	256 bytes max.							
Port	Port	Port	Port	AB11	AB10	AB9	AB8	4K bytes max.
Port	Port	AB13	AB12	AB11	AB10	AB 9	AB8	16K bytes max.
AB15	AB14	AB13	AB12	AB11	AB10	AB9	AB 8	60K bytes max.

The operations of Port F when specified as a general-purpose I/O port are identical to those of Port A and the contents of Port F can be directly set/reset and tested in bit units by executing arithmetic operation or logical arithmetic operation instruction without intervention of the accumulator. Data transfer between Port F and the accumulator is also possible.

MEMORY MAPPING REGISTER (MM)

The MM register is a 4-bit register used to specify port/expansion mode of pins PD7-PD0 and PF7-PF0 and to control enable/disable of the internal RAM access. Bits 0, 1, and 2 (MM0, MM1, and MM2) of the MEMORY MAPPING register are used to specify port/expansion mode and input/output of pins PD7-PD0 and specify address line of pins PF7-PF0. When bits MM1 and MM2 of the MEMORY MAPPING register are set to 0, both pins PD7-PD0 and pins PF7-PF0 function as general-purpose I/O ports. Bit MM0 is used to specify input/output of PD7-PD0 while the MODE F register is used to specify input/output/output of pins PF7-PF0.

Four external expansion memory sizes are selectable: 256, 4K, 16K, and 60K bytes, as shown in Fig. 3-11. Among pins PF7-PF0, the ports which are not used as address lines can be used as general-purpose I/O ports.

Bit 3 (RAE) of the MEMORY MAPPING register is used to control enable/disable of the internal RAM access. When expanding an external memory, if the external memory uses the expanded area without using the internal RAM, set the RAE bit to 0 to inhibit the internal RAM access.

Each of bits MMO, MM1, and MM2 of the MEMORY MAPPING register is set to 0 when the RESET signal is input or in the hardware STOP mode and pins PD7-PD0 become input port (output high impedance). Even if the RESET signal is input during the normal operation, the contents of RAE bit at that moment are retained. However, with power-on reset, the RAE bit is undefined. Therefore, initialize the RAE bit by executing an instruction.




Fig. 3-11 MEMORY MAPPING Register Format

MODE F register (MF)

The MF register is used to specify input/output of Port F same as the MODE A register of Port A. However, the contents of the MODE F register corresponding to the bits of Port F specified as address lines by the MEMORY MAPPING register become output mode. All the bits of the MODE F register are set to 1 when the RESET signal is input or in the hardware STOP mode and Port F functions as an input port (output high impedance).




Fig. 3-12 MODE F Register Format

3.6 Timer


The timer is an interval timer consisting of two 8-bit timers (TIMERO, TIMERI), and each of these 8-bit timers are individually programmable. When these two 8-bit timers are connected in cascade, they function as a 16-bit interval timer. The TI input can be counted by the timer.

As shown in Fig. 3-13, the timer consists of TIMERO, TIMER1, 8-bit TIMER REGs (TMO, 1), an 8-bit COMPARATOR, an 8-bit UPCOUNTER, and an 8-bit TIMER F/F. Input selection, timer operation, and TO output are controlled by the timer mode register (TMM).

TIMERO inputs are the internal clock $\phi12$ (lµs: at l2MHz), $\phi384$ (32µs: at l2MHz), and the TI input. For TIMER1, $\phi12$ and $\phi384$ are the same as for TIMERO. Furthermore, the TIMERO coincidence signal is also used as input to TIMERl in addition to the TI input.

Because TIMERO and TIMERI operate in the same way, only the TIMERO operation is described here. TIMERO starts operating when the number of counts is set to TIMER REGO and necessary data (bit 4 of Timer Mode register=0) are written into the Timer Mode register. The upcounter is incremented by each input clock while the comparator constantly compares the contents of both the upcounter and TIMER REGO. If both coincide, a coincidence signal (internal interrupt request: INTTO) is generated. When this happens, the upcounter is cleared and starts counting again from OOH. In this way, TIMERO functions as an interval timer to repeatedly generate interrupt requests at count intervals set to the TIMER REGO.

The internal interrupt request (INTT0) can be disabled by setting bit 1 (MKT0) of Interrupt Mask register (MKL) to 1. In the output of TO, the TIMER F/F is provided and it is inverted each time the coincidence signal of the COMPARATOR of each timer is generated or the internal clock $\phi 3$ (250 μ s: at 12MHz) is input. Therefore, square waves whose cycles are half the count time or $\phi 3$ are obtained. This output can be used as the reference time for the timer/event counter when setting the timer/event count mode register (ETMM). This output can be also used as the serial clock (\overline{SCK}) for the serial interface by setting the serial mode register (SMH).



Remarks: $\begin{aligned} \phi_3 &= f_{XTAL} \times \frac{1}{3} \\ \phi_{12} &= f_{XTAL} \times \frac{1}{12} \\ \phi_{384} &= f_{XTAL} \times \frac{1}{384} \end{aligned} \qquad f_{XTAL} \text{ : Oscillation frequency (MHz)}$

Fig. 3-13 Timer Block Diagram

(1) Timer mode register (TMM)

This is an 8-bit register which specifies the operation modes of TIMERO, TIMERI, and TIMER F/F (refer to Fig. 3-15).

Bits 0 and 1 (TF0, 1) of the Timer Mode register specify the operation mode of TIMER F/F, and bits 2 and 3 (CK00, CK01) specify the input clock for TIMERO, and bit 4 (TS0) specifies the operation mode of TIMERO. Bits 5 and 6 (CK10, CK11) specify the input clock for TIMER1, and bit 7 (TS1) specifies the operation mode of TIMER1.

When both TSO and TS1 are 1, the corresponding UP-COUNTER is cleared to 00H, and upcounting will then start from 00H when the corresponding bit is set to 0. The internal clock $\phi 3$ is 1/3 the oscillation frequency, the internal clock $\phi 12$, 1/12, and the internal clock $\phi 384$, 1/384 the oscillation frequency.

When the RESET signal is input, the Timer Mode register is set to FFH, and UPCOUNTERS of both TIMERO and TIMERI are cleared, and enter halted state. Then TIMER F/F is reset.




Fig. 3-14 Timer Mode Register (TMM) Format

3.7 Timer/Event Counter

The $\mu PD78C11/78C10$ is provided with a multifunction 16-bit timer/event counter with the following functions:


- ° Operates as an interval timer
- · Operates as an external event counter
- ° Counts frequency
- ° Measures pulse width
 - Outputs programmable square waves
 - ° Outputs single pulse

The Timer/Event Counter consists of TIMER/EVENT COUNTER UPCOUNTER (ECNT), TIMER EVENT COUNTER CAPTURE register (ECPT), COMPARATOR, TIMER/EVENT COUNTER REGO and REG1 (ETMO, ETM1), and I/O, interrupt, and clear control circuits. The ECNT is a 16-bit upcounter which counts input pulses. The counter is cleared by the clear control circuit. The ECPT register is a 16-bit buffer register which retains the contents of the ECNT. When the internal clock is specified for the input to the ECNT, the ECPT register latches the contents of the ECNT at the falling edge of the CI input. When the CI input is specified for the input to ECNT, the ECPT register latches the contents of ECNT at the falling edge of the TO output.

ETMO and ETM1 are 16-bit registers which set the numbers of counts. 16-bit data transfer to/from the expanded accumulator is also possible by executing a 16-bit data transfer instruction.

The COMPARATOR compares the contents of the ECNT to the contents of ETMO and ETM1 registers. When the data in the registers coincide, the comparator generates a coincidence signal.

The interrupt control circuit controls the timer/event counter interrupt. The following three interrupt sources are generated by the interrupt control circuit; coincidence signal (INTEO) of ECNT and ETMO register, coincidence signal (INTEI) of ECNT and ETMI register, and falling edge (INTEIN) of the CI input or timer output (TO).



Remarks: $\phi_{12} = f_{XTAL} \times \frac{1}{12}$, f_{XTAL} : Oscillation frequency

Fig. 3-15 Timer/Event Counter Block Diagram

The following describes the operation of the timer/event counter taking pulse width measurement as an example. In pulse width measurement mode, the high level width of the external pulse input to the CI pin is measured. This operation can be started by setting 09H to the Timer/ Event Counter Mode register (ETMM).

The ECNT continues the internal clock (ϕ 12) counting while the CI input is at high level. When the external pulse input to the CI falls, the contents of the ECNT are transferred to the ECPT register. The ECNT is then cleared and an internal interrupt (INTEIN) is generated (refer to Fig. 3-16). Pulse width is measured in this way by the contents of the ECPT register and the internal clock cycle.




Fig. 3-16 Pulse Width Measurement

The $\mu PD78C11/78C10$ has an output control circuit that outputs pulses whose width and frequency can be changed, interlocking with the timer/event counter.

Two outputs are available from the output control circuit, COO and COl, whose configurations are identical. Therefore, only COO output is described here. Fig. 3-17 shows the configuration of the COO output. The COO output is a master-slave configured output. The level flip-flop (LVO) in the first stage retains the level to be output next and the output latch in the second stage outputs the level of LVO to an external device.

LVO can be set/reset by setting the Timer/Event Counter Output Mode register (EOM). LVO is provided with a level invert pin (INV) so that the level of LVO can be inverted at the output timing determined by the setting of the

Timer/Event Counter Mode register. The level of LVO is output from the output latch at the timing set by the Timer/Event Counter Mode register.




Fig. 3-17 Output Control Circuit

The following describes the operation to output square waves to COO pin.

To output square waves to COO pin, first, the ECNT is cleared, and numbers of counts (ETMO<ETM1) are set to ETMO and ETM1 registers. Then, data to enable LVO initialization and inversion of the level of LVO are set to the Timer/Event Counter Output Mode register.

The timer/event counter starts to operate by setting the $_{\varphi}12$ (l_{\mu}s: at 12MHz) internal clock to ECNT, the clear mode of ECNT to the coincidence signal of ECNT and ETM1 register, and output timing to COO pin at the issuance of the coincidence signal of ECNT and ETM0 register or of ECNT and EMT1 register.

The ECNT counts up by each $\phi 12$ internal clock while the comparators compare the contents of both ECNT and ETMO register as well as ECNT and EMT1 register and each generates a coincidence signal (CPO, CP1) if both coincide.

Each coincidence signal permits outputting the level of LVO to COO pin and inverting its level.

The ECNT is cleared by the coincidence signal of ECNT and ETM1 register (CP1) and starts counting again from 0000H. These operating procedures are repeated continuously (refer to Fig. 3-18).

In this way, programmable square waves with pulse width set by the numbers of counts of ETMO and ETM1 registers can be output.




Fig. 3-18 Square Wave Output

(1) Timer/Event Counter Mode register (ETMM)

This is an 8-bit register which specifies operation modes of the timer/event counter (refer to Fig. 3-19). Bits 0 and 1 (ET0, ET1) of the Timer/Event Counter Mode register specify the input clock of the Timer/Event Counter Upcounter (ECNT). Bits 2 and 3 (EMO, EM1) specify the ECNT clearing mode. Bits 4 and 5 (CO00, CO01) specify the timing for outputting the contents of the output latch to Counter Output 0 (CO0). Bits 6 and 7 specify the CO1 output timing. The internal clock \$12\$ is 1/12 the oscillation frequency. When the RESET signal is input or in the hardware STOP mode, the Timer/Event Counter Mode register is reset to OOH.




Fig. 3-19 Timer/Event Counter Mode Register Format

(2) Timer/Event Counter Output Mode register (EOM) This is an 8-bit register which controls the operation modes: COO and COl (Counter Outputs 0, 1) of the Timer/ Event Counter.

Bits 0 and 4 (LOO, LOI) of the Timer/Event Counter Output Mode register specify whether or not the levels of LVO and LVI are output to COO and COI. Bits 1 and 5 (LDO, LDI) specify whether or not the levels of LVO and LVI are inverted at the timing specified by the Timer/Event Counter Mode register. Bits 2, 3, 6, and 7 (LREO, LRE1, LRE2, LRE3) specify setting/reseting LVO and LV1.

LOO, LO1, LREO, LRE1, LRE2, and LRE3 bits are automatically reset to 0 at the end of each operation. When the $\overline{\text{RESET}}$ signal is input, or in the hardware STOP mode, the Timer/Event Counter Output Mode register is reset to 00H.




Fig. 3-20 Timer/Event Counter Output Mode Register (EOM) Format

3.8 Serial Interface

The $\mu PD78C11/78C10$ is provided with a serial interface with the following three operation modes.

- Asynchronous mode (start-stop synchronization) Data transmit/receive by using the start and stop bits. Bit and character of data are synchronized by the start bit.
- Synchronous mode Data transfer is performed in synchronization with the serial clock.
- ° I/O interface mode In the same way as the serial data transfer in the $\mu PD7801$, $\mu PD78C06$, etc., data transfer is performed in synchronization with a controlled serial clock.

As shown in Fig.3-21, the serial interface consists of: serial data input pin (RxD), serial data output pin (TxD), serial clock I/O pin (SCK), transfer controller, two 8-bit serial registers (one each for transmit and receive), 8-bit transmit buffer, and 8-bit receive buffer. Serial registers and buffers are discretely provided for transmit and receive operations. Therefore, data transmit and receive can be performed independently (full-duplexed, double buffer transmitter/receiver).

However, since the serial clock (\overline{SCK}) is used commonly in data transmit and receive, communication system becomes half duplex mode in synchronous or I/O interface mode.




Fig. 3-21 Serial Interface Block Diagram

(1) Asynchronous mode

In the asynchronous mode, clock rate, character length, number of stop bits, parity enable, odd/even parity are specified by the Serial Mode register (SML). Data transmit is enabled by setting bit 2 (TxE) of the Serial Mode register (SMH) to 1. When data is written to the transmit buffer by the MOV TXB, A instruction and the previous data transfer is complete, the contents of the transmit buffer is automatically transferred to the serial

register. The start bit (1 bit), parity bit (odd/even, no parity), and stop bits (1 or 2 bits) are automatically added to the data transferred to the serial register. The transferred data is then output from the TxD pin from the least significant bit (LSB). When the transmit buffer becomes empty, an internal interrupt (INTST) is generated.

The transmit data is output from the TxD pin at the falling edge of \overline{SCK} at the clock rate of serial clock (\overline{SCK}) X 1, X 1/16, or X 1/64.

The maximum transfer rate at 12MHz is determined by \overline{SCK} and clock rate as shown in the following table.

SCK	Internal clock		External clock	
Clock rate	SCK	Transfer rate	SCK	Transfer rate
×1	500kHz	500kbps	660kHz	660kbps
×16	2 MHz	125kbps		125kbps
×64	2 WHZ	31.25kbps	2 MHz	31.25kbps

The TxD pin becomes mark state (1) when TxE is "0" or no data to be transmitted exists in the serial register.

The internal interrupt (INTST) is disabled by setting bit 2 (MKST) of the Interrupt Mask register (MKH) to $1\cdot$




Fig. 3-22 Asynchronous Data Format




Fig. 3-23 Serial Mode Register Format in Asynchronous Mode

Receive operation is enabled by setting bit 3 (RXE) of the serial mode register (SMH) to 1. The start bit is confirmed by detecting low-level of RxD input and detecting its low level again 1/2 bit after sensing it for the first time. Sampling is done at the middle of the following character bits, parity bits, and stop bits to receive data. When the specified data is input to the serial register from RxD pin, the data are transferred to the receive buffer. An internal interrupt (INTSR) is generated when the receive buffer becomes full. The internal interrupt (INTSR) is disabled by setting bit 1 (MKSR) of the interrupt mask register (MKH) to 1.

The error flag is set to 1 during receive operation when

- odd/even parity check is done (when PEN bit = 1)
 and no coincidence is obtained (parity error),
- stop bit is low (framing error)
- next data is transferred to the receive buffer when the receive buffer is full (overrun error)

However, error interrupt function is not provided; therefore, this is tested on the program by executing a skip instruction (SKIT, SKNIT).

Either the external or internal clock can be selected as serial clock (\overline{SCK}) by setting the Serial Mode register (SMH).

 ϕ 24, ϕ 384, or TO output can be selected as an internal clock and can be output externally. An external serial clock can also be input.

When the internal clock (TO output) is used as $\overline{\text{SCK}}$, the data transfer rate can be freely changed by programming.

The maximum data transfer rate during receive operation at 12 MHz is determined by \overline{SCK} and clock rate as follows.

SCK SCK	Internal clock		External clock	
Clock rate	SCK	Transfer rate	SCK	Transfer rate
× 1 *2	500kHz	500kbps	660kHz 1 MHz	660kbps 1 Mbps * 1
×16	2 MHz	125kbps	2 MHz	125kbps
×64	2 mm2	31.25kbps	2 MHz	31.25kbps

- *1 To receive data transferred at a rate of 660K to 1M bps, 2 stop bits become necessary.
- *2 When the clock rate xl is used, RxD and SCK must be synchronized externally.

As an example, when data transfer is performed at a transfer rate of 110 to 9,600bps and the internal clock (ϕ 12) is specified for timer input clock, the timer count values (C) are as shown in the table below.

Oscillation frequency (MHz)	7 . 3 7 2 8		11.0592	
Transfer N rate (bps)	1 6	6 4	1 6	6 4
9600	C = 2	-	C = 3	-
4800	4	C = 1	6	
2400	8	2	1 2	C = 3
1200	16	4	2 4	6
600	3 2	8	4 8	1 2
300	6 4	16	9 6	2 4
150	128	3 2	192	4.8
110	175	4.4	262	6.5

(2) Synchronous mode

In synchronous mode, data can be transferred with character length fixed to 8 bits and without parity bit. Therefore, the Serial Mode register (SML) should be set to OCH (refer to Fig. 3-24).

Transmit operation is enabled by setting bit 3 (TxE) of the Serial Mode register (SMH) to 1.

When data is written to the transmit buffer by executing the MOV TXB, A instruction and the previous data transfer is complete, the contents of the transmit buffer is automatically transferred to the serial register and converted to serial data. The serial data are output from TxD pin from the least significant bit in synchronization with the falling edge of SCK. The serial data are output at the same rate as SCK. In transmission, the data transfer rate is 500K bps maximum when the internal clock is used as SCK and lM bps maximum when the external clock is used as SCK (at 12MHz).

An internal interrupt (INTST) is generated when data is transferred from the transmit buffer to the serial register and transmit buffer becomes empty. TxD pin becomes mark state (1) when TxE is 0 or no data to be transmitted exists in the serial register.

3-37




Fig. 3-24 Serial Mode Register Format in Synchronous Mode

In the synchronous mode, two operation modes for data reception are available and these modes are specified by setting the SE bit of the serial mode register (SMH). The search mode is specified when the SE bit is set to 1. In this mode, each time 1 bit is received from the RxD pin, the contents of the serial register are transferred to the receive buffer and an internal interrupt (INTSR) is generated. Since the $\mu PD78C11/78C10$ is not provided with synch. character detection circuit by means of hardware, synch. character should be detected by means of software.

When the sync. character is detected and the receive operation is synchronized, the SE bit is reset to 0. When the SE bit is reset, the operation mode changes to character receive mode, the contents of the serial register are transferred to the receive buffer, and the internal interrupt (INTSR) is generated each time an 8-bit data is received.

The internal interrupt (INTSR) is disabled by setting the MKSR bit of the interrupt mask register (MKH) to 1.

In the synchronous mode, data are output from TxD pin at the falling edge of \overline{SCK} , and data are input RxD pin at the rising edge of \overline{SCK} .

Either the internal clock or external clock can be selected for \overline{SCK} by setting the serial mode register (SMH).

The data transfer rate in the receive operation is 500K bps maximum when the internal clock is used as \overline{SCK} , and 660K bps maximum when the external clock is used as \overline{SCK} (at 12MHz).

(3) I/O interface mode

This mode is identical to the serial interface mode of the μ COM-87, and is very effective when expanding I/O devices externally or connecting I/O controllers such as A/D converter and LCD controller. In this mode, data transfer is performed with no parity bit and with character length fixed to 8. The most significant bit (MSB) is transferred first in this mode. Therefore, the serial mode register (SML) should be set to OCH and bit 5 (IOE) of the serial mode register (SMH) should be set to 1. In this mode, characters are synchronized by the controlled \overline{SCK} (eight serial clock pulses). Therefore, \overline{SCK} should be set to high when data transfer is not performed.

Data transmit operation in the I/O interface mode is enabled by setting bit 2 (TxE) of the serial mode register (SMH) to 1.


when data is written to the transmit buffer register using the MOV TXB, A instruction, after the previous data is transmitted, the contents of the transmit buffer register are automatically transferred to the serial register and output from TxD pin at the falling edge of \overline{SCK} . When the transmit buffer register becomes empty, the internal interrupt (INTST) is generated.

The data transfer rate in the transmit operation is 500K bps maximum when the internal clock is used as the \overline{SCK} , or 1M bps maximum when the external clock is used as the \overline{SCK} (12MHz).

Receive operation is enabled by setting bit 3 (RxE) of the serial mode register (SMH) to 1. Receive data is input to the serial register at the rising edge of \overline{SCK} . When the serial register receives an 8-bit data, the data is transferred from the serial register to the receive buffer register and the internal interrupt (INTSR) is generated.

Either the external clock or internal clock can be selected as the \overline{SCK} by the serial mode register (SMH). The data transfer rate in the receive operation is 500K bps maximum when the internal clock is used as the \overline{SCK} , and 660K bps when the external clock is used as the \overline{SCK} (at 12MHz). However, the high-level width of the eighth \overline{SCK} must be at least 6 states. *1

^{*1 1} state = 250 nsec at fosc = 12 MHz






Fig. 3-25 Serial Mode Register Format in I/O Interface Mode

(4) Serial Mode register (SML, SMH)

Two 8-bit registers specify the operation modes of the serial interface (refer to Figs. 3-26 and 3-27). Bits 0 and 1 (B1, B2) of the Serial Mode Low register select operation mode: asynchronous or synchronous and specify the clock rate in the asynchronous mode. Bits 2 and 3 (L1, L2) specify character length. Bit 4 (PEN) determines parity enable or disable. Bit 5 (EP) determines whether parity is to be odd or even. Bits 6 and 7 (S1, S2) specify the stop bit length. When a RESET signal is input or in hardware STOP mode, the Serial Mode Low register (SML) is set to 48H.

Bits 0 and 1 (SK1, SK2) of the Serial Mode High register (SMH) specify either the internal or external clock as the serial clock (SCK). Bit 2 (TxE) determines whether the transmit operation is to be performed. Bit 3 (RxE) determines whether the receive operation is to be performed. Bit 4 (SE) determines whether or not the search mode is set in the synchronous mode. Bit 5 (IOE) specifies either synchronous or I/O interface mode for the synchronous operation. Bit 6 (TSK) activates the serial clock when the internal clock is used to receive data in the I/O interface mode. After activating the serial clock, the TSK bit is automatically reset to 0. When the internal clock is specified as the serial clock, the serial clock (\overline{SCK}) value is determined by the following formulas.

[°] For ϕ 24 internal clock $\overline{SCK} = fXTAL/24$

[°] For ϕ 384 internal clock $\overline{SCK} = fXTAL/384$

- * For TO output internal clock
 - . When the timer input clock is $\phi 12\colon$

 $\overline{SCK} = fXTAL/24xC$

- . When the timer internal clock is ϕ 384: $\overline{SCK} = fXTAL/768xC$
- . When timer F/F input is $\phi 3$: $\overline{SCK} = fXTAL/6$

Where fXTAL is the oscillation frequency, \overline{SCK} is the serial clock frequency, and C is the number of counts of the timer. If the Timer F/F input is $\phi 3$, the internal clock (TO output) can be used only in the asynchronous mode and the clock rate is either 16 or 64.

When a RESET signal is input or when in the hardware STOP mode, the Serial Mode High register (SMH) is reset to 00H.




Fig. 3-26 Serial Mode Low Register (SML) Format




Fig. 3-27 Serial Mode High Register (SMH) Format


3.9 Analog/Digital Converter

The $\mu PD78C11/78C10$ has a built-in 8-bit high-speed, high-accuracy analog/digital (A/D) converter that has 8 multiplexed analog inputs (AN7-AN0) and four Conversion Result registers (CR0-CR3) that retain the results of the conversion. The A/D converter employs the consecutive approximation method.

Scan or select mode can be selected for the A/D converter operation by means of software. In the select mode, the conversion value of one analog input is stored to the conversion result registers CR0 to CR3 in this order. In the scan mode, the conversion values of ANO-AN3 or AN4-AN7 are stored to the conversion result registers CR0 to CR3 in this order. These modes are specified by the A/D Channel Mode register.

In the select mode, A/D conversion is started by selecting one of analog inputs by the A/D Channel Mode register. The conversion value is stored to CRO to CR3 in this order. When the conversion values are stored to all four CR registers, an internal interrupt (INTAD) is generated. The A/D converter continues A/D conversion and stores the conversion values to the CR registers CRO to CR3 until the setting of the A/D Channel Mode register is changed. In the scan mode, Analog inputs ANO-AN3 (ANI2=0) or AN4-AN7 (ANI2=1) can be selected by the A/D Channel Mode register. When bit 3 (ANI2) of the A/D Channel Mode register is set to 0, the analog input is selected in the order of ANO + AN1 + AN2 + AN3 + ANO +, and A/D conversion value of each input is stored to CR registers in the order of CR0 + CR1 + CR2 + CR3 + CR0 +. When ANI2 of the A/D Channel Mode register is set to 1, the analog input is selected in the order of AN4 + AN5 + AN6 + AN7 + AN4 +, and A/D conversion value of each input is stored to CR registers in the order of CRO + CR1 + CR2 + CR3 + CRO +. In the same way as the select mode, an internal interrupt (INTAD) is generated when the conversion values are stored to all four CR registers. Above operation is repeated

the setting of the A/D Channel Mode register is changed. An internal interrupt is inhibited by setting bit 0 (MKAD) of the interrupt mask register (MKH) to 1.



Note: Connect a capacitor to analog input and reference voltage input pins to prevent malfunction due to noise.




Fig. 3-28 A/D Converter Block Diagram

(1) A/D Channel Mode register (ANM)

This is an 8-bit register which controls operation modes of the A/D converter.

Bit 0 (MS) of the A/D Channel Mode register specifies the operation mode. Bits 1, 2, and 3 (ANIO, ANII, ANI2) specify A/D conversion inputs. Bit 4 (FR) controls the operation of the A/D converter according to the variation of the oscillation frequency.

Operation mode specification can be written to the A/D Channel Mode register and the contents of the A/D Channel Mode register can be also read out. Therefore, the analog input which was the cause of the A/D interrupt generation can be identified. This register is cleared to 00H when the RESET signal is input or in the hardware STOP mode.




Fig. 3-29 A/D Channel Mode Register Format

3.10 Zero-cross Detection Circuit

INTl and $\overline{\text{INT2}}/\text{TI}$ (shared with PC3) pins can be used for zero-cross detection when specified by the zero-cross mode register.

The zero-cross detection circuit comprises self-biased high gain amplifiers. Its input is biased to the switching point and a small change in input is detected and converted to digital change.




Fig. 3-30 Zero-cross Detection Circuit

The zero-cross detection circuit detects the negative-to-positive and positive-to-negative voltage change of the AC signal input through the external capacitor and generates digital pulses that change from 0 to 1 or vice versa at each zero-cross point.




Fig. 3-31 Zero-cross Detection Signal

The digital pulse generated by the zero-cross detection circuit of the INTl pin is sent to the interrupt control circuit and sets the INTFl interrupt request flag at the negative-to-positive zero-cross point (rising edge) of the AC signal. Then the pulse starts the interrupt process if the INTl interrupt has been enabled. The digital pulse generated by the zero-cross detection circuit of the $\overline{\text{INT2}}/\text{TI}$ pin is sent to the interrupt control circuit and performs the same operation as described for INTl pin. However, the process starts at the positive-to-negative zero-cross point (falling edge) of the AC signal.

Additionally, the digital pulse generated by the zero-cross detection circuit for $\overline{\text{INT2}}/\text{TI}$ pin can be used as an input clock of the timer.

The format for the zero-cross mode register that controls the self-bias for zero-cross detection of the INT1 and $\overline{\text{INT2}}/\text{TI}$ pins is shown in Fig. 3-32.




Fig. 3-32 Zero-cross Mode Register Format

When the ZCl and ZC2 bits of the zero-cross mode register are set to 0, self-bias for zero-cross detection of each pin is not generated and each pin functions as normal digital input pin.

When the ZCl and ZC2 bits are set to 1, self-bias is generated and the zero-cross of AC signal can be detected by connecting a capacitor to each pin. Each pin whose bit ZCl or ZC2 bit is set to 1 can be directly driven without connecting external capacitor and functions as digital input pin. In this case, however, some input load current is required and a suitable external output driver circuit must be considered. Therefore, when each pin is used only for interrupt input, timer input, or port I/O, set the ZCl and ZC2 bits of the zero-cross mode register to 0. When the RESET signal is input, both ZCl and ZC2 bits are set to 1 and self-bias is generated.

Note: For the operating theory of the zero-cross detection circuit, in the zero-cross detection circuit, power supply current flows constantly even in the standby state (HALT, software/hardware STOP mode) unlike the other CMOS circuits. Therefore, the µPD78C11/78C10 draws a slightly greater current when the zero-cross detection circuit is activated (when self-bias is generated; ZCx=1) compared to when it is not activated. Note that the software/hardware STOP mode is considerably affected by this.

4. INTERRUPT CONTROL FUNCTIONS

There are three external and eight internal interrupt sources. These ll interrupt sources are divided into six groups with six priority levels and six interrupt address. The priority and address of each interrupt source are as shown in the table below.

Priority	Interrupt address	Interrupt request	internal/ external
****** 1	100 J	\overline{NMI} (Falling edge)	External
2 8	INTT 0 (Coincidence signal from TIMER 0)		
		INTT 1 (Coincidence signal from TIMER 1)	internal
3 16		INT 1 (Rising edge)	External
	10	INT 2 (Falling edge)	External
	2 4	INTE 0 (Coincidence signal from timer/event counter)	
		INTE 1 (Coincidence signal from timer/event counter)	Internal
5 3 2	INTEIN (Falling edge of CI Or TO)		internal
	3 2 3 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	INTAD (A/D converter interrupt)	internal
6	INTSR (Serial receive interrupt)		internal
	4.0	INTST (Serial transmit interrupt)	

4.1 Interrupt Control Circuit

The interrupt control circuit consists of the Request register, Mask register, Priority Control, Test Control, Interrupt Enable F/F, and Test Flag register (refer to Fig. 4-1).




Fig. 4-1 Interrupt Control Circuit Block Diagram

(1) Request register

The request register consists of 11 types of interupt request flags each set by an interrupt request signal. The interrupt request flags are reset when an interrup request is accepted or when a skip instruction (SKIT or SKNIT) is executed. When the RESET signal is input, all flags are reset. These 11 types of interrupt flags are:

° INTFNMI

This flag is set at the falling edge of input to the $\overline{\text{NMI}}$ pin. Unlike other interrupt request flags, this flag cannot be tested by a skip instruction.

° INTFTO

This flag is set to 1 by the TIMERO coincidence signal.

° INTFT1

This flag is set to 1 by the TIMER1 coincidence signal.

• INTEL

This flag is set to 1 at the rising edge of the input to the INTl pin.

• INTF2

This flag is set to 1 at the falling edge of the input to the $\overline{\text{INT2}}$ pin.

• INTFEO

This flag is set to 1 when the contents of the ECNT and the ETMO register of the timer/event counter coincide.

• INTFEL

This flag is set to 1 when the contents of the ECNT and the ETMl register of the timer/event counter coincide.

• ITFEIN

This flag is set to 1 at the falling edge of the timer output (TO) or CI input of the timer/event counter.

INTFAD

This flag is set to 1 when the A/D conversion results are transferred to four registers CRO to CR3.

• INTFSR

This flag is set to 1 when the receive buffer register of the serial interface becomes full.

• INTEST

This flag is set to 1 when the transmit buffer register of the serial interface becomes full.

(2) Mask register

Except for the nonmaskable interrupt (\overline{NMI}) , a 10-bit mask register is provided corresponding to each interrupt source. Each bit can be set to 1 or 0 independently by an instruction. Each interrupt source is masked (inhibited) when the corresponding bit in

the mask register becomes 1 and acknowledged when the corresponding bit in the mask register becomes 0. When the $\overline{\text{RESET}}$ signal is input, all bits in the mask register are set to 1 and all interrupt requests except the nohmaskable interrupts are masked. All bits in the mask register are also set to 1 in the hardware STOP mode.




Fig. 4-2 Mask Register (MKL, MKH) Format

- (3) Priority Control Circuit This circuit controls the previously mentioned six levels of priority. When two or more interrupt request flags are simultaneouly set, the interrupt having the highest priority is accepted.
- (4) Test Control Circuit

 This circuit functions when executing a skip instruction (SKIT, SKNIT) to test an interrupt request flag (except INTFNMI) corresponding to each interrupt source, state of the NMT pin, and test flag.
- (5) Interrupt Enable F/F (IE F/F)
 This is a flip-flop set by the EI instruction and
 reset by the DI instruction. If an interrupt is
 accepted, this will be reset.
 Also, inputting the RESET signal resets this flipflop. When it is set, interrupts are to be enabled.
 If it is reset, interrupts are to be disabled.
- (6) Test Flag register
 The test flag register consists of seven types of test flags that are tested or reset by executing an skip instruction (SKIT, SKNIT).
 - OV This flag is set to 1 when the ECNT of the timer/ event counter overflows.
 - ° ER
 This flag is set to 1 when a parity, framing, or
 overrun error occurs during serial data
 operation.
 - $^{\circ}$ SB This flag is set to 1 when the V_{DD} voltage goes up from below the rated low level to over the rated high level.
 - O AN7-AN4 These flags are set to 1 at the falling edge of AN7-AN4 pins.

4.2 Nonmaskable Interrupt operations

Regardless of the status of the EI/DI, a nonmaskable interrupt is accepted in the following sequence when the interrupt request flag (INTFNMI) is set at the falling edge input to the $\overline{\text{NMI}}$ pin (refer to Fig. 4-3).

- The INTFNMI flag is checked at the final timing of each instruction. If the INTFNMI flag is set, the nonmaskable interrupt is accepted and the INTFNMI flag is then reset.
- When the nonmaskable interrupt is accepted, the IE F/F is reset and all interrupts except the nonmaskable interrupt and the SOFTI instruction will be inhibited (DI state).
- The PSW, PC upper byte, and PC lower byte will be saved to the stack memory in that order.
- ° Jumps to the interrupt address (0004H)

These interrupt operations are performed automatically in 16 states. The interrupt request flag (INTFNMI) cannot be tested by a skip instruction, however, the status of the $\overline{\text{NMI}}$ pin can be tested by a skip instruction (SKIT NMI, SKNIT NMI). Therefore, noises of relatively long duration can be eliminated by testing the status of the $\overline{\text{NMI}}$ pin several times in the nonmaskable interrupt service routine. Testing by skip instruction has no effect on the status of the $\overline{\text{NMI}}$ pin.




Fig. 4-3 Interrupt Operating Procedure

4.3 Maskable Interrupt Function

All interrupt requests (except nonmaskable interrupts and SOFTI instruction) are maskable interrupts that can be independently masked by the mask register and can be enabled or disabled (in which the IE F/F is set or reset) by executing the EI or DI instruction. For an external interrupt, the interrupt request flag is set when the signal is determined to be a correct interrupt signal by checking the duration of the active level input. For an internal interrupt, if the interrupt request is generated, the interrupt request flag will be immediately set. Once the interrupt flag is set, the interrupt will be processed in the following sequence regardless of whether interrupt was external or internal (refer to Fig. 4-3).

- If the status is EI (IE F/F=1), the interrupt request flag is checked at the final timing of each instruction. If it is found to be set, the process enters the interrupt cycle. However, an interrupt request masked by the mask register will not be checked.
- When two or more interrupt request flags are set at the same time, the priority levels of the competing interrupts are checked. Then, the interrupt request having the highest priority will be accepted and the remaining interrupt will be held.
- When the interrupt request is accepted, the interrupt request flag is automatically reset. If two interrupt requests of the same priority have been masked by the mask register, the interrupt request flag will not be reset. This is because the two types of interrupts will be distinguished by the software later.
- When an interrupt request is accepted, the IE F/F is reset and all interrupts except nonmaskable interrupts and SOFTI instruction will be inhibited (DI state).
- The PSW, PC upper byte, then PC lower byte will be saved to the stack memory in that order.
- The routine jumps to the interrupt address.

These interrupt operations are performed automatically in 16 states. The interrupt request being held will be accepted when the interrupt operation is enabled by executing the IE instruction and if no other interrupt request of higher priority has been generated.

For the maskable interrupt (except INTEIN), two interrupt requests have the same priority and the same interrupt addresses. Any of releasing the masking of both interrupt requests, releasing the masking of one of two interrupt requests, or masking both interrupt requests can be selected by setting the mask register.

- (1) When both interrupt requests are unmasked
 Set both bits corresponding to the two types of
 interrupt requests in the mask register to 0. In this
 case, the logical sum of these two interrupt request
 flags becomes an interrupt request.
 Although an interrupt request generated by setting
 one or both interrupt request flags of the same
 priority is accepted and is jumped to the interrupt
 address according to the interrupt sequence, the
 interrupt request flag will not be reset.
 Therefore, which interrupt request is generated can
 be determined and the interrupt request flag can be
 reset by executing the skip instruction at the
 beginning of the interrupt service routine to test
 The interrupt request flag.
- (2) When one of two interrupt request is unmasked
 When there are two types of interrupt requests with
 the same priority, set the bit corresponding to the
 interrupt request to be unmasked to 0 and set another
 bit to 1. In this case, setting the unmasked interrupt
 request flag generates an interrupt request and the
 interrupt request flag will be automatically reset
 when the interrupt request is accepted according to
 the interrupt sequence.

When the masked interrupt request flag is set, that interrupt request will be held. The pending interrupt will be accepted if the interrupt operation is enabled when the interrupt is unmasked and if no other interrupt request with higher priority has been generated.

- (3) When both interrupt requests are masked
 Set both bits corresponding to the two types of
 interrupt requests in the mask register to 1. In this
 case, even though the interrupt request flag is set,
 the interrupt request will not be accepted, but held.
 The pending interrupt will be acknowledged if
 the interrupt operation is enabled when the interrupt
 request is unmasked and if no other interrupt request
 with higher priority has been generated.
- 4.4 Interrupt Operation by SOFTI Instruction
 When the SOFTI instruction is executed, the program
 jumps unconditionally to the interrupt address (0060H).
 The SOFTI instruction interrupt is neither affected by,
 nor does it affect, the IE F/F.
 The interrupt caused by the SOFTI instruction is processed
 in the following sequence.
 - Bytes are saved to the stack memory in the order of PSW, PC upper byte, and PC lower byte.
 - ° The program jumps to the interrupt address (0060H).

Note: The SOFTI instruction will not be skipped but executed even though the skip condition is satisfied by an instruction (arthmetic, logical operation, increment/decrement, shift, skip, or RETS instruction) that appear immediately before the SOFTI instruction. Being set to 1, the SK flag of the PSW will be saved to the stack area by executing the SOFTI instruction. Therefore, when returned from the SOFTI process routine, the SK flag of the PSW

remains set and the instruction immediately after the SOFTI instruction will be skipped. In the SOFTI instruction of the $\mu PD78C11/78C10$, the contents of the address to be saved to the stack memory is the starting address of the next instruction. This point differs from that of the $\mu COM-87$.

Note: To eliminate noise signals on external interrupt lines, 14 states are required by the $\mu PD78C10/C11$.

5. STANDBY FUNCTION

Three standby modes are provided for the $\mu PD78C11/78C10$ to reduce power consumption during program wait period: HALT mode, software STOP mode, and hardware STOP mode.

5.1 HALT mode

When the HALT instruction is executed, the CPU enters the HALT mode at any time unless the unmasked interrupt request flag is set. In the HALT mode, the CPU clock is stopped and program execution is halted. However, the contents of all registers and the internal RAM will be retained. Even in the HALT mode, the timer, timer/event counter, serial interface, A/D converter, and interrupt control circuit operate normally.

In the HALT mode, the status of the output pins of the $\mu PD78C11/78C10$ will be as shown in Table 5-1.

Output pin	Single chip*	External expansion
PA7-0	Data holding	Data holding
PB7-0	Data holding	Data holding
PC7-0	Data holding	Data holding
PD7-0	Data holding	High inpedance
PF7-0	Data holding	Next address holding** Data holding***
WR, RD	High level	High level
ALE	High level	High level

Table 5-1 Status of Output Pins

Note: Because an interrupt request flag is used for releasing the HALT mode, if even one interrupt request flag for unmasked interrupt is set, the CPU will not enter the HALT mode even if the HALT instruction is executed. To set the HALT mode in

^{*} When using µPD78C11

^{**} Pin to output address

^{***} Pin to output port data

the place where an interrupt request flag might have been set (pending interrupt), the pending interrupt must be processed first, or the interrupt request flag must be reset by executing a skip instruction, or all interrupts that are not used for releasing the HALT mode must be masked.

5.2 Software STOP Mode

When the STOP instruction is executed, the CPU enters the STOP mode unless the unmasked external interrupt request flag is set. In the software STOP mode, all clocks are stopped. In the software STOP mode, program execution is stopped and the contents of the internal RAM is retained (timer UPCOUNTER is cleared to 00H), and only the $\overline{\text{NMI}}$ and $\overline{\text{RESET}}$ signals remain effective. However, all other functions are stopped.

In the same way as in the HALT mode, in the software STOP mode, the status of output pins of the $\mu PD78C11/78C10$ will be as shown in Table 5-1.

Note:

- 1. The internal interrupt should be masked before executing the STOP instruction to prevent erroneous operation caused by an internal interrupt generated during the oscillation stabilizing period when the software STOP mode is released.
- 2. When the software STOP mode is released by setting the interrupt request flag for nonmaskable interrupt, TIMERl coincidence signal is used to start the CPU operation so that the oscillation stabilizing time can be obtained. For this, before executing the STOP instruction, taking into consideration the stabilizing time, the number of counts should be set to TIMER REG and the Timer Mode register should be set for timer operation mode.

5.3 Hardware STOP Mode

The CPU enters the hardware STOP mode whenever the STOP signal goes from high to low. In the hardware STOP mode, all clocks are stopped. When the CPU enters the hardware STOP mode, program execution is stopped and the contents of the RAM is retained. Then, only the STOP signal that is to be used for releasing the hardware STOP mode remains effective. However, all other functions are stopped and become stop condition.

During the hardware STOP mode, all output pins of the uPD78C11/78C10 become high impedance state.

5.4 Low Power-Supply Voltage Data Retain Mode Low power-supply voltage data retain mode can be set by simply lowering $V_{\rm DD}$ voltage down to 2.0V after the software/hardware STOP mode is set and the data in the RAM can be retained with lower power consumption than that in the software/hardware STOP mode.

Note: The software/hardware STOP mode should not be released in the low power supply voltage data retain mode. $V_{\rm DD}$ voltage must be raised to the normal $V_{\rm DD}$ voltage before releasing the software/hardware STOP mode.

5.5 Releasing HALT Mode

(1) Release by RESET signal

The HALT mode is released when the $\overline{\text{RESET}}$ signal goes from high to low during the HALT mode and the CPU enters the reset state. When the $\overline{\text{RESET}}$ signal returns to high, the CPU starts executing the program from address 0. Even when the $\overline{\text{RESET}}$ signal is input, the contents of the RAM are retained. However, the contents of other registers become undefined.




Fig. 5-1 HALT Mode Release Timing (at RESET signal input)

(2) Release by interrupt request flag

The HALT mode is released when one or more interrupt request flags are set by the generation of the non-maskable interrupt $(\overline{\text{NMI}})$ or unmasked interrupts of those ten maskable interrupts (INTTO, INTT1, INT1, $\overline{\text{INT2}}$, INTEO, INTEI, INTEIN, INTAD, INTST, and INTSR). When the HALT mode is released by a nonmaskable interrupt, the program jumps to the interrupt address (004H) without executing the instruction placed after the HLT instruction regardless of whether the status is EI or DI.

When the HALT mode is released by a maskable interrupt, the operation following the release of the HALT mode differs depending on whether the status is EI or DI.

(a) When the status is EI

Jumps to the respective interrupt address without executing the instruction placed after the HLT instruction.




Fig. 5-2 HALT Mode Release Timing (in EI state)

(b) When the status is DI

The execution starts from the instruction placed after the HLT instruction (jump to the interrupt address is not done). The interrupt request flag used for releasing the HALT mode remains set this time, therefore, a skip instruction should be executed to reset the interrupt request flag as necessary.




Fig. 5-3 HALT Mode Release Timing (in DI state)

5.6 Releasing Software STOP Mode

(1) Release by RESET signal

The software STOP mode is released when the $\overline{\text{RESET}}$ signal goes from high to low during the software STOP mode and enters the reset state. The clock oscillation is started simultaneously. When the $\overline{\text{RESET}}$ signal is set to high after the oscillation is stabilized, the CPU starts executing the program from address 0. The clock oscillation starts immediately after the $\overline{\text{RESET}}$ signal goes from high to low. However, oscillation stabilizing time is required, namely, the duration until the oscillation stabilizes. Therefore, the low level width of the $\overline{\text{RESET}}$ signal must be longer than the oscillation stabilizing time.

Even when the $\overline{\text{RESET}}$ signal is input, the contents of the RAM are retained, however, the contents of other registers become undefined.




Fig. 5-4 Software STOP Mode Release Timing (at RESET signal input)

When the software STOP mode is released by the $\overline{\text{RESET}}$ signal, the program execution starts from address 0 in the same way as normal power-on reset. Thus, the SB (standby) flag distinguishes this from normal power-on reset. When the V_{DD} voltage crosses the rated voltage going from low to high level, the SB flag is set to 1 and execution of a skip instruction resets the SB flag to 0. Therefore, testing the SB flag by executing a skip instruction after the $\overline{\text{RESET}}$ input provides a means to distinguish between recovery that has taken place after power on and the releasing the software STOP mode.

(2) Release by interrupt request flag

When the nonmaskable interrupt request flag is set during the software STOP mode, the software STOP mode is released and the clock oscillation starts simultaneously. When the clock oscillation starts, the timer UPCOUNTER starts countup from 00H according to the setting made before executing the STOP instruction. The CPU function is started by the coincidence signal (wait time for which the oscillation stabilizing time is considered) from the UPCOUNTER of TIMERI. However, in this case, the interrupt request flag is not set by the coincidence signal from the UPCOUNTER. Additionally, the Timer Mode register of the UPCOUNTER is set to FFH and the timer stops operating.

Regardless of the status of EI/DI, after the oscillation is stabilized, the program jumps to interrupt address (0004H) without executing the instruction placed after the STOP instruction.




Fig. 5-5 Software STOP Mode Release Timing

5.7 Releasing hardware STOP mode

When the STOP signal goes from low to high during the hardware STOP mode, the hardware STOP mode is released and the clock oscillation is simultaneouly started. Then, after the wait time (approximately 65ms at 12MHz) that takes into account the oscillation stabilizing time has elapsed, the CPU starts executing the program from address 0 (refer to Fig. 5-7).




Fig. 5-7 Releasing Hardware STOP Mode

The hardware STOP mode is not released even if the RESET signal goes from high to low. If the STOP signal goes from low to high when the RESET signal is at low, the hardware STOP mode is released and the clock starts operating. If the RESET signal returns to high from low without oscillation stabilization time, the CPU starts executing the program from address 0 (refer to Fig. 5-8). Even if the RESET signal goes from high to low immediately after the hardware STOP mode is released (when the STOP signal goes from low to high), the program execution starts when the RESET signal goes from low to high (refer to Fig. 5-9). Accordingly RESET signal must be returned to high level considering oscillation stabilizing time.

Therefore, even if the hardware STOP mode is released by the $\overline{\text{RESET}}$ signal input, the contents of the RAM are retained. However, the contents of other registers become undefined.




Fig. 5-8 Hardware STOP Mode Release Timing




Fig. 5-9 Hardware STOP Mpde Release Timing

In the same way as when the software STOP mode is released by the RESET signal, when the hardware STOP mode is released, testing the SB flag by executing the skip instruction provides a means to distinguish between recovery that has taken place after power on and releasing the hardware STOP mode.

STANDBY CONDITIONS µPD78C10/C11


Γ		T											
HARDWARE STOP MODE	ON	ON	YES	ON	NO	HIGH IMPEDANCE	HIGH IMPEDANCE						
SOFTWARE	ON	ON	YES	YES	NO (NMI, RESET ARE EFFECTIVE)	DATA RETENTION	DATA RETENTION	DATA RETENTION	HIGH LEVEL	DATA RETENTION	HIGH IMPEDANCE	HOLD NEXT ADDRESS HOLD NEXT DATA	HIGH LEVEL
HAIT MODE	YES	ON	YES	YES	YES	DATA RETENTION	DATA RETENTION	DATA RETENTION	HIGH LEVEL	DATA RETENTION	HIGH IMPEDANCE	HOLD NEXT ADDRESS (1) HOLD NEXT DATA (2)	HIGH LEVEL
	OSCILLATION / SYSTEM CLOCK		NTERNAL RAM BACK-UP		VTER } OPERATION	PA, PB, PC	PD	PF	WR, RD, ALE	PA, PB, PC	PD	4	WR, RD, ALE
BABAMETER	OSCILLATION	CPU CLOCK	INTERNAL R.	REGISTER	TIMER SERIAL EVENT COUNTER INTERRUPT		1	<u> </u>	5		USE		1-

NOTE 1. ADDRESS OUTPUT PINS 2. PORT DATA OUTPUT PINS

STANDBY CONDITIONS µPD78C10/C11 (continued)

		STOP	MODE
PARAMETER	HALT MODE	STRUCTION	N BY STOP (INPUT)
MEMORY MAPPING REGISTER (MM)	ногр	НОГО	BITO, 1, 2 : 0 BIT3 : HOLD
PROGRAM COUNTER (PC)	НОГР	HOLD	Н0000
STACK POINTER (SP)	HOLD	НОГО	UNKNOWN
GENERAL REGISTER	НОГО	НОГР	UNKNOWN
PROGRAM STATUS WORD (PSW)	НОГР	НОГР	Н00
TIMER UPCOUNTER	NO.	Н00	₩.
TIMER MODE REGISTER (TMM)	НОГР		HJJ
TM0, TM1	HOLD	НОГР	H
INTERRUPT CONTROL CIRCUIT	RUN	STOP	STOP
PENDING INTERRUPTS (INTFX)	ногр	RESET	RESET
INTERRUPT MASK REGISTER	HOLD	ногр	Н
NMI INPUT	ACTIVE	ACTIVE	INACTIVE
INT1, INT2	ACTIVE	INACTIVE	INACTIVE
TIMER/EVENT COUNTER CIRCUIT	RUN	STOP	STOP
MODE REGISTERS (EOM, ETMM)	ногр	НОГР	Н06
ETM0, ETM1	RUN	ногр	UNKNOWN
ECNT	RUN	UNKNOWN	H0000
SERIAL INTERFACE CIRCUIT	RUN	STOP	STOP
MODE REGISTERS (SMH, SML)	ногр	ногр	SMH : 00H SML : 48H
RxB, TxB	RUN	UNKNOWN	UNKNOWN
SERIAL REGISTERS	RUN	UNKNOWN	HAH
A/D CONVERTER CIRCUIT	RUN	STOP	STOP
MODE REGISTER (ANM)	HOLD	НОГР	H00
CR0, CR1, CR2, CR3	ACTIVE	UNKNOWN	NWONNIO
STANDBY FLAG (SB)	НОГР	ногр	ОТОН
STOP INPUT	ACTIVE	ACTIVE	ACTIVE
ZERO CROSS MODE REG. (ZCM)	ногр	ногр	SET (1)
TEST FLAGS (EXCEPT SB)	ACTIVE	RESET (0)	RESET (0)
RESET INPLIT	ACTIVE	ACTIVE	ACTIVE

NOTE *1: DURING STOP MODE : 011000xxB AFTER RELEASE : 111111118



6. RESET OPERATION

When a low level signal is input to the $\overline{\text{RESET}}$ pin, the system reset is effected, and the following occur.

- INTERRUPT ENABLE F/F is reset and the interrupt is inhibited.
- All bits in the interrupt mask register are set to 1 and all interrupts are masked.
- The interrupt request flag is reset to 0 and the all pending interrupts will be cleared.
- ° All bits of the PSW are reset to 0.
- Address 0000H is loaded to the program counter (PC).
- Mode A, Mode B, Mode C, and Mode F registers are set to FFH. Also, the Mode Control C register, and the MMO, MMl, and MM2 bits of the Memory Mapping register are reset to 0. A, B, C, D, and F ports become input ports (output high impedance).
- ° All test flags except the SB flag are reset to 0.
- The timer mode register is set to FFH and the timer F/F is reset.
- Mode registers (ETMM, EOM) of the timer/event counter are reset to 0.
- The Serial Mode High register (SMH) of the serial interface is reset to 0 and the Serial Mode Low register (SML) is set to 48H.
- The A/D channel mode register of the A/D converter is set to 0.
- $^{\circ}$ $\overline{\text{WR}}$, $\overline{\text{RD}}$, and ALE signals become high impedance.
- The ZCl, and ZC2 bits of the Zero-cross Mode register (ZCM) are set to 1.
- The data memory and contents of the following registers become undefined.
 - Stack pointer (SP)
 - Expanded accumulators (EA, EA'), accumulators (A, A')
 - General-purpose registers (B, C, D, E, H, L, B', C', D', E', H', L')
 - Output latches of each port
 - TIMER REGO and REG1 (TMO, TM1)

- TIMER/EVENT COUNTER REGO and REG1 (ETMO, ETM1)
- RAE bit of the MEMORY MAPPING register
- The SB flag of the test flag
- Pins PD7-0, and PF7-0 of the uPD78C10 become high impedance output.

When the RESET input becomes high, the reset state is released, and the program execution starts from address 0000H; however, the contents of each register should be initialized or reinitialized in the program as necessary.

7. INSTRUCTION SET

7.1 Operand Expression Format/Description method

Expression format	Description method
r r1 r2	V. A. B. C. D. E. H. L EAH. EAL. B. C. D. E. H. L A. B. C
sr srl sr2	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, MF, TXB, TMO, TM1, ZCM PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, RXB, CRO, CR1, CR2, CR3 PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM
sr3 sr4	ETMO. ETMI ECNT. ECPT
rp rp1 rp2 rp3	S P., B., D., H V., B., D., H., E A S P., B., D., H., E A B., D., H
rpa rpal rpa2 rpa3	B. D. H. D+, H+, D-, H- B. D. H B. D. H, D+, H+, D-, H-, D+byte, H+A, H+B, H+EA, H+byte D. H. D++, H++, D+byte, H+A, H+B, H+EA, H+byte
wa	8 bit immediate data
word byte bit	16bit immediate data 8 bit immediate data 3 bit immediate data
ſ	CY, HC, Z
irl	NMI*, FTO, FT1, F1, F2, FE0, FE1, FEIN, FAD, FSR, FST, ER, OV, AN4, AN5, AN6, AN7, SB

NMI can be also described as FNMI.

Note 1 sr~sr4(special register)

PA : PORT A	ETMM	: TIMER/ EVENT
PB : PORT B		COUNTER MODE
PC : PORT C	EOM	: TIMER/ EVENT
PD : PORT D		COUNTER OUTPUT MODE
PF : PORT F	ANM	: A/D CHANNEL MODE
MA : MODE A	CR0	: A/D CONVERSION
MB : MODE B	. 1	RESULT 0-3
MC : MODE C	CR3	
MCC : MODE CONTROL C	TXB	: Tx BUFFER
MF : MODE F	RXB	: Rx BUFFER
MM : MEMORY MAPPING	SMH	: SERIAL MODE High
TMO : TIMER REGO	SML	: SERIAL MODE Low
TMI : TIMER REGI	MKH	: MASK High
TMM : TIMER MODE	MKL	: MASK Low
ETMO: TIMER/ EVENT	ZCM	: ZERO CROSS MODE
COUNTER REGO		
ETML: TIMER/ EVENT		
COUNTER REGI		
ECNT: TIMER/ EVENT		
COUNTER UPCOUNTER		
ECPT: TIMER/ EVENT		
COUNTER CAPTURE		

2. rp~rp3(register pair) 4. f(flag)

SP: STACK POINTER B : BC D : DE H : HL V : VA EA: EXTENDED ACCUMULATOR

3. rpa~rpa3(rp addressing)

В : (BC) D : (DE) : (HL) : (DE)* D+ : (RL)* 11+ D-: (DE)-H- :(HL)* D++ :(DE)** H++ :(HL)** D+byte: (DE+byte) H+A :(HL+A) H+B :(HL+B) H+EA : (HL+EA) H+byte: (HL+byte)

CY : CARRY HC: HALF CARRY Z : ZERO

5. irf (interrupt flag)

NMI : NMI INPUT FTO : INTFTO FTI : INTFTI FI : INTFI F2 : INTF2 FEO : INTFEO FEI : INTFEI FEIN: INTFEIN FAD : INTFAD FSR : INTFSR FST : INTFST ER : ERROR OV : OVERFLOW ANE .: ANALOG INPUTE-T ١ AN7 SB : STANDBY

7.2 Instruction Code Description

R₂ Ri reg T r2 A B С D Ε Н

rl Tz Tı To reg EAH EAL В 1 1 С D E H L

rpa A3 A2 A1 A0 addressing rpal (BC) (DE) (HL) (DE)+ (HL)+ (DE)-гра2 (HL)-(DE+byte) (HL+A)(HL+B)(HL+EA) (HL+byte)

	Ss	Sı	S3	Sz	Sı	So	Special-reg	1
	0	0	0	0	0	0	PA	TT
1	0	0	0	0	0	1	PB	
1	0	0	0	0	1	0	PC	
1	0	0	0	0	1	1 .	PD	
1	0	0	0	1	0	1	PF	srl sr2
1	0	0	0	1	1	0	мкн	
1	0	0	0	1	1	1	MKL	
1	0	0	1	. 0	0	0	ANM	
1	0	0	1	0	0	1	SMH	<u> </u> 1
	0	0	1	0	1	0	SML	sr T
1	0	0	1	0	1	1	EOM	
	0	0	1	1	0	0	ETMM	
1	0	0	1	1	0	1	TMM	
1	0	1	0	0	0	0	MM	
1	0	1	0	0	0	1	MCC	
1	0	1	0	0	1	0	M A	
1	0	1	0	0	1	1	M B	
	0	1	0	1	0	0	MC	
1	0	1	0	1	1	1	MF	
	0	1	1	0	0	0	TXB	
1	0	1	- 1	0	0	1	RXB	-
	0	1	1	0	1	0	TM0	T/ -\
1	0	1	1	0	1	1	TM1	١ ١ .
1	1	0	0	0	0	0	CRO	T
1	1	0	0	0	0	1	CR1	
1	1	0	0	0	1	0	CR2	1 1
1	1	0	0	0	1	1	CR3	/
L	1	0	1	0	0	0	ZCM	

граЗ

C ₃	C ₂	G	Co	addressing
0	0	1	0	(DE)
0	0	1	1.	(HL)
0	1	0	0	(DE)++
0	1	0	1	(HL)++
1	0	1	1	(DE+byte)
1	1	0	0	(HL+A)
1	1	0	1	(HL+B)
1	1	1	0	(HL+EA)
1	1	1	1	(HL+byte)

irf

I4	I 3	I 2	Ιı	Ιο	INTF
0	0	0	0	0	NMI
0	0	0	0	1	FT0
0	0	0	1	0	FT1
0	0	0	1	1	F 1
0	0	1	0	0	F 2
0	0	1	0	1	FE0
0	0	1	1	0	FE1
0	0	1	1	1	FEIN
0	1	0	0	0	FAD
0	1	0	0	1	FSR
0	1	0	1	0	FST
0	1	0	1	1	ER
0	1	1	0	0	ov
1	0	0	0	0	AN4
1	0	0	0	1	A N 5
1	0	0	1	0	AN6
1	0	0	1	1	AN7
1	0	1	0	0	SB

Flag

CY

нс

z

sr3

U ₀	Special - reg
0	ETM0
1	ETM1

sr4 V_o Special-reg ECNT ECPT

0 0 0 SP 0 0 1 BC 0 1 0 DE 0 1 1 HL	P ₂	Pı	Po	reg-pair
0 1 0 DE 0 1 1 HL		0	0	SP
0 1 1 HL	0	0	1	BC
		1	0	DE
1 0 0 5	0	1	1	HL
1 U U EA	1	0	0	ΕA

rpl Q₀ reg-pair V A BC DΕ

HL E A

7.3 Instruction Execution Time

In the following table, 1 state consists of 3 clock cycles. So, when the 12MHz clock is used, 1 state becomes 250ns (=3x1/12 μ s). Execution time of the 4-state instruction, the shortest among instructions, becomes 1 μ s.

Note: For deeper explanations on the instruction set please refer to $\mu PD7810/7811$ Product Description.

Skip	condition																				
	Operation	rl←A		A←rl	A←r1 sr←A	A←r! sr←A A←sr!	A←r1 sr←A A←sr1 r←(word)	A←r1 sr←A A←sr1 r←(word) (word)←r	A←r1 sr←A A←sr1 r←(word) (word)←r r←byte	A←r1 sr←A A←sr1 r←(word) (word)←r r←byte sr2←byte	A←r1 sr←A A←sr1 r←(word) (word)←r r←byte sr2←byte (V. wa)←byte	A←r1 sr←A A←sr1 r←(word) (word)←r r←byte sr2←byte (V.wa)←byte	A←r1 sr←A A←sr1 r←(word) (word)←r r←byte sr2←byte (V.wa)−byte (Tpal)←byte	A ← r l sr ← A A ← sr l r ← (word) ← r r ← byte sr 2 ← byte (V. wa) ← byte (rpal) ← byte (V. wa) ← A A ← (V. wa)	4 A→r1 10 sr→A 10 A→sr1 11 r→(word) 17 r→byte 14 sr2→byte 10 (rpal)→byte 10 (V.wa)→A 10 A→(V.wa) 7/13 (rpa2)→A	A → r I sr → A A ← sr I r ← (word) ← r r ← byte sr 2 ← byte (V. wa) ← byte (V. wa) ← A A ← (V. wa) A ← (V. wa)	A ← r l sr ← A A ← sr l r ← (word) ← r r ← byte sr2 ← byte (rpal) ← byte (rpal) ← byte (rpaz) ← A A ← (rpaz) ← A E ← → B', C ← → C', D ← D' E ← ← E', H ← → H', L ← L ← L'	xr-A A-sr1 r-(word) (word)-r r-byte sr2+byte (V.wa)-byte (V.wa)-byte (V.wa)-A A-(V.wa) A-(V.wa) A-(V.wa) A-(V.wa) A-(V.wa) A-(V.wa) A-(V.wa) A-(V.wa) A-(V.wa)	A ← r l sr ← A A ← sr l r ← (word) ← r r ← byte sr2 ← byte (rpa1) ← byte (rpa1) ← byte (rpa2) ← A A ← (rpa2) E ← E ← H ← H ← L ← L ← L ← L ← L ← L ← L ← L		
State		4 r1-A	4 A+r1		10 sr ← /	_									10 sr ~ / 10 A ~ s. 17 r ~ (word 17 r ~ by 14 sr 2 ~) 13 (V. w 10 (rpal 10 (V. w 10 A ~ (rpal)	10 sr ~ 10 A~ sr 17 r ~ (word) 17 r ~ by 14 sr 2 ~ 13 (V. w 10 (rpal) 10 (V. w 10 A~ (?) 7/13 (rpa2)	10 sr ← 1 10 A← s. 1 17 r ← (word) 17 (word) 17 (word) 13 (V. w. 13 (v. w. 13) (V. w. 10) (V. w. 10) (V. w. 10) (V. w. 10) 10 A ← (° 1) (V. w. 10) (V.	10 Sr - \(10 \) A \(\) Sr \(\) 17 \(\) r \(\) (word \) 17 \(\) r \(\) by 17 \(\) (word \) 17 \(\) (word \) 13 \(\) (V. w \) 10 \(\) 4 \(\)	10 sr - \(10 \) A - s \(10 \) 17 r - \((word \) 17 r - by \(14 \) sr 2 - \(14 \) 13 (V. w \) 10 (V. w \) 10 (V. w \) 10 A - \((V. w \) 10 A - \((V. w \) 11 A - \((V. w \) 13 A - \((V. w \) 14 A - \((V. w \) 15 A - \((V. w \) 16 A - \((V. w \) 17 A - \((V. w \) 18 A - (V. w \) 18 A - \((V. w \) 18 A - (V. w \) 18 A - \((V. w \) 18 A - (V. w \) 18 A - \((V. w \) 18 A - (V. w \) 18 A - \((V. w \) 18 A - (V. w \	10 Sr - \(10 \) A - \(5 \) \(17 \) \(17 \) \(17 \) \(14 \) \(5 \) \(13 \) \(10 \) \(17 \) \(
B 4							High Adrs	High Adrs High Adrs	High Adrs High Adrs	High Adrs High Adrs	High Adrs High Adrs	High Adrs High Adrs	High Adrs High Adrs	High Adrs	High Adrs High Adrs	High Adrs	High Adrs High Adrs	High Adrs	High Adrs High Adrs		
6 0	- ° ° °						Low Adrs	Low Adrs Low Adrs	Low Adrs Low Adrs	Low Adrs Low Adrs	Low Adrs Low Adrs Data	Low Adrs Low Adrs Data	Low Adrs Low Adrs Data	Low Adrs Low Adrs Data	Low Adrs Low Adrs Data	Low Adrs Low Adrs Data Data	Low Adrs Data Data	Low Adrs Data Data	Low Adrs Data Data	Low Adrs Data Data	Low Adrs Data Data
	B 2			1 1 5,5,5,5,5,5		1 1 5, 5, 5, 5, 5, 5, 5,	1 1 5; S; S; S; S; S; So 0 1 1 0 1 R; R; Ro	1 1 5; 5; 5; 5; 5; 5; 0 0 1 1 0 1 R; R; R ₀ 0 1 1 1 1 R; R; R ₀	1 1 5; 5; 5; 5; 5; 5; 5; 0 0 1 1 0 1 R; R; R; 0 0 1 1 1 1 1 R; R; R; R; Data	1 1 55.5.5.5.5.5.6 0 1 1 0 1 R;R!R0 0 1 1 1 1 R;R!R0 Data	1 1 5,5,5,5,5,5,5,0 0 1 1 0 1 R; R; Ro 0 1 1 1 1 R; R; Ro Data 5,0 0 0 0 5; 5; S,	1 1 55.5.5.5.5.5.00 0 1 1 0 1 R.R.R.0 0 1 1 1 1 R.R.R.0 0 1 1 1 1 R.R.R.0 Data Officet Data	1 1 5,5,5,5,5,5,5,0 0 1 1 0 1 R;R,R ₀ 0 1 1 1 1 R;R,R ₀ Data	1 1 55.5.5.5.5.5.00 0 1 1 0 1 R;R.1R0 0 1 1 1 1 R;R.1R0 Data Data Data Data Offset	11 Si	1 1 55.5.5.5.5.5.0 0 1 1 0 1 R.R.R. 0 1 1 1 1 R.R.R. 0 1 1 1 1 R.R.R. Data Offset Offset Offset Offset Data(#1)	11 Si	1 1 55.5.5.5.5.5.00 0 1 1 0 1 R.R.R.0 0 1 1 1 1 R.R.R.0 0 1 1 1 1 R.R.R.0 0 1 1 1 1 R.R.R.0 Data Offset Offset Offset Data(注1) Data(注1)	11 Si	11 Si	11 Si
	B 1	00011717	0 0 0 0 1 Tr Tr To	01001101		01001100	01001100	0110011000000111100000	010011000 01110000 01110000 011101R;R;R		0 0 0 0 0 0	A 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 4° 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A A A A A A A A	1 2 4 1 1 4 1 0 8 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 2 4 1 1 4 1 0 0 0 0 0 0	1 0 0 1 4 4 1 1 1 4 0 0 0 0 0 1 1 1 1 1	
	Operand	rl. A	A, r1	sr, A	1	A, SrI	word	word rd, r	word rd, r byte	word rd, r byte , byte	word rd. r byte , byte	word rd, r byte , byte byte , byte	word rd. r byte , byte byte , byte 11. byte	word rd, r byte , byte byte 11. byte	word rd. r byte , byte lbyte 1. byte	ord tte byte byte	ord ord te byte byte byte	ord ord tie byte byte	ord ord te byte byte byte	ord ord byte byte	ord ord te byte byte byte byte byte byte
	Mnemonic	-		*	* *	-	13		* .		* *	* * *	* * *	* * * *	* * * * *	* * * * * *	* * * * * *	* * * * * *	* * * * * *	* * * * * *	* * * * * *

sr3←EA
14 EA-sr4
20
High Adrs
Low Adrs
00101110
-
word
EA, sr 4 SBCD word

Mnemonic	Operand	. 306		Instruction code	de		,	State	Operation	
,		B 1		B 2		В3	B 4		27 77 8	
	A. r	0110000	000	1 0 1 0 0 R2R1R6				8	A←A+r	
ADDNC	r, A			0 0 1 0	1			80	r←r+A	No Carry
	А, г			1110	1			8	A←A−r	
SUB	r, A			0 1 1 0				8	r-r-A	
	А, г			1111				8	A←A−r−CY	
SBB	r, A			0 1 1 1 1		,		∞	r-r-A-CY	200
	A. r			1011				8	A+A-r	
SUBNB	r, A			0 0 1 1				∞	r-r-A	
	А, г			1 0 0 0 1 R2R1R	R.			80	A←A∧r	
ANA	r, A			0000				&	r←r∧A	
	А. г		3	1001	. :			∞	A←A∨r	
ORA	r, A			0001				æ	r←r∨A	
	A. r			1001082818	R.			80	A-AVr	
XRA	r. A			0001				œ	r←r∀A	
	А. г			1 0 1 0 1 R2R1R	R.			&	A-r-1	No Borrow
GTA	r. A			0 0 0 0				80	r-A-1	No Borrow
	A. r			1011				80	A-r	
LTA	r, A			0 0 1 1				œ	r-A	
	A. r			1110	-			8	A-r	
NEA										

Skip	condition							No Carry	No Carry	No Carry							No Borrow	No Borrow	No Borrow		
Operation		A←A+byte	r←r+byte	sr2←sr2+byte	A←A+byte+CY	rr+byte+CY	sr2+sr2+byte+CY	A←A+byte	r←r+byte	sr2←sr2+byte	A←A byte	r←r-byte	sr2-sr2-byte	A+-A-byte-CY	r+-r-byte-CY	sr2-sr2-byte-CY	AA-byte	r←r−byte	sr2←sr2−byte	A←A∧byte	
Crate		7	Ξ	50	7	Ξ	20	7	Ξ	20	7	111	20	2	11	20	7	=	23	2	:
	B 4																				
je s	В3		Data		75	Data			Data			Data		*	Data			Data			
Instruction code	B 2	—— Data	0 1 0 0 0 R2R1R.	S11 0 0 0 S251S0	Data —	0 1 0 1 0 R2R1R.	S ₁ 1 0 1 0 S ₁ S ₁ S ₀	———— Data	0 0 1 0 0 R2R1R4	S10 1 0 0 S1S1Se	—— Data	0 1 1 0 0 R2R1R.	S ₁ 1100S ₁ S ₁ S ₄	Data	0 1 1 1 0 R2R1R.	S ₁ I I I 0 S ₂ S ₁ S ₄	———Data	0 0 1 1 0 R2R1R.	S ₁ 0 1 1 0 S ₂ S ₁ S ₆	—— Data ——	
· 2.36	B 1	01000110	01110100	0110	01010110	01110100	0110	00100110	01110100	0110	01100110	01110100	0 1 1 0	01110110	01110100	0110	00110110	011110100	0110	00000111	
	Operand	A.byte	r, byte	sr2, byte	A.byte	r, byte	sr2.byte	A,byte	r, byte	sr2, byte	A, byte	r, byte	sr2.byte	A.byte	r,byte	sr2, byte	A.byte	r, byte	sr2, byte	A, byte	
	Minemonic	*	ADI		*	ACI		*	ADINC		*	sur		*	SBI		*	SUINB	ž .	*	ANI

7-8

Operand B1 S12, byte 01100100	B 2 S ₁ 0 0 0 1 S ₁ S ₁ S ₄	B 3	B 4	State	Operation	Skip
B1 0110010		B 3	B.4			
0110010		The state of the s		-		condition
	_	Data		20	sr2←sr2∧byte	
00010111	Data			1	A←A∨byte	
01110100	0 0 0 1 1 R2R1Re	Data		=	r←r∨byte	2 - 1 14 - 180
sr2, byte 0 1 1 0	S, 0 0 1 1 S, S, S,			82	sr2←sr2∨byte	
00010110	Data			1	A←A∀byte	
01110100	0 0 0 1 0 RzR1R.	Data		=	r←r∀byte	
sr2,byte 0 1 1 0	S10 0 1 0 S2S1S.			8	sr2←sr2∀byte	
00100111	Data			7	A-byte-1	No Borrow
01110100	0 0 1 0 1 R1R1R	Data		==	r-byte-1	No Borrow
sr2,byte 0 1 1 0	S10 1 0 1 S1S1S4			14	sr2-byte-1	No Borrow
00110111	Data	1 1		7	A-byte	Воггож
01110100	0 0 1 1 1 R 2 R 1 R .	Data		=	r-byte	Воггож
sr2, byte 0 1 1 0	S10 1 1 1 S1S1S4.			14	sr2—byte	Borrow
01100111	Data			7	A-byte	No Zero
01110100	0 1 1 0 1 R2R1R.	Data		11	r—byte	No Zero
sr2,byte 0 1 1 0	S ₁ 1 1 0 1 S ₁ S ₁ S ₆			14	sr2-byte	No Zero
01110111	Data			1	A-byte	Zero
01110100	0 1 1 1 1 R2R1R0	Data		11	r – byte	Zero
sr2,byte 0 1 1 0	S11 1 1 1 1 1 S1 S1 S4			14	sr2-byte	Zero
	0110 00100111 01110100 01110 01110 01110 01110 01110 01110 01110 01110 01110	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	01111 —— Data —— 01010 0 0 0 1 0 1 R;	01111 —— Data —— 0100 0 0101 R;	01111 — Data — Data — O100 0 0 10 18.18.18.4 Data — O101 18.18.18.4 Data — O100 0 0 11 11 18.18.18.4 Data — O1100 0 0 11 11 11 18.18.18.4 Data — O100 0 0 11 10 18.18.18.4 Data — O1100 0 0 11 10 18.18.18.4 Data — O100 0 0 11 11 18.18.18.4 Data — O100 0 0 11 11 18.18.18.4 Data — O100 0 0 11 11 18.18.18.6 Data — O100 0 0 11 11 18.18.18.6 Data — O100 0 0 11 11 18.18.18.6 Data — O100 0 11 11 18.18.18.6 Data — O100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	01111 ——Data—————————————————————————————————

Г c			0													-			. 1		- 1
Operation	Skip	No Zero	No Zero	No Zero	Zero	Zero	Zero			No Carry			No Borrow				No Borrow	Воггом	No Zero	Zero	No Zero
							5 + 5.														
																	*				
	uon						and a		,				. .								
	Operation							.a.)	$A \leftarrow A + (V.wa) + CY$	a)	(B.	A+A-(V.wa)-CY	(B)	(a)	(E,	æ	-				
		te te	e e	oyte .	2	e e	byte	A←A+(V.wa)	+ (V.w	A-A+(V.wa)	A-A-(V.wa)	- (V.w	$A \leftarrow A - (V.wa)$	$A\!\leftarrow\!\!A\!\wedge\!(V.wa)$	$A\!\leftarrow\!\!A\vee(V,wa)$	A←A∀(V.wa)	A-(V.wa)-1	/.wa)	/.wa)	/.wa)	/.wa)
		A∧byte	r∧byte	sr2∧byte	A∧byte	r∧byte	sr2∧byte	A←A	A←A	A-A	A←A	A A	$A\!\leftarrow\!A$	A←A	A←A	A←A	A – (V	A-(V,wa)	A-(V.wa)	A-(V.wa)	A \wedge (V.wa)
	State	2	==	14	7	=	14	14	7	14	7	7	14	7	14	1	14	14	14	14	14
	B 4										-										
										-									-		
	В 3		Data			Data		offset													
ge								o		4											
Instruction code			RIRe	S1S.		RIRe	.S.1S.	0 0						0 0 0		0 0 0	0 0				
Instru	B 2	-Data -	0 1 0 0 1 R2R1R.	5,10015,5,5	- Data -	0 1 0 1 1 R2R1R.	S11 0 1 1 S1S1S	11000000	-	0	0	-	_	0 1 0	_	100	10101000	_	0	-	0
			0 1 0	8,10		0 1 0	8,10	110	1101	1010	1110	1111	1011	10001	1001	10010	101	1011	1110	1111	1100
		=	0 0		-	0 0		0 0													
	B 1	0 0 1	01110100		01010111	01110100		01110100													
		01000111	0 1 1	0 1 1 0	0 1 0	0 1 1	0 1 1 0	0 1 1													
-	_																				-
	Operand	9		yte	9	a .	yte														
	ŏ 	A.byte	r, byte	sr2, byte	A, byte	r.byte	sr2, byte	8 *	8	× ×	wa	8	×a	æ *	8	8	8	¥	8	8	*
	onic	*			*					CW			BW								
	Mnemonic		INO			OFFI		ADDW	ADCW	ADDNCW	SUBW	SBBW	SUBNBW	ANAW	ORAW	XRAW	GTAW	LTAW	NEAW	EQAW	ONAW
d d d	nstr grou		to noi	operar	netic steib	imme				-	191		orking				əmdtir	A	-	-	

	-		-
7-	-1	1	

ci	condition	Zero			No Borrow	Воггом	No Zero	Zero	No Zero	Zero				No Carry				No Borrow			
						_	-		-												
	Operation	A A (V.wa)	(V.wa)←(V.wa)∧byte	(V.wa)←(V.wa)∨byte	(V.wa)-byte-1	(V.wa)-byte	(V.wa)-byte	(V.wa)-byte	(V.wa)∧byte	(V.wa)∧byte	EA←EA+r2	EA←EA+rp3	EA←EA+rp3+CY	EA←EA+rp3	EA←EA−r2	EA←EA – rp3	EA ←EA – rp3 – CY	EA←EA – rp3	EA←EA∧rp3	EA←EA∨rp3	EA←EA∀rp3
	State	14	61	61	13	13	13	13	13	13	=	=	=	=	=	=	=	=	=	=	=
	B 4				-			ř				5									
	В3	Offset	Data				. V	1					- 1								
ge g		0	\vdash								s.	•			R.	•		j.	- L		-
Instruction code	B 2	100	Offset —					,			0 0 R.	0 1 Pı		-	0 0 R	0 1 P.			0 0 0 1 1 P.P.		0 1 P.
Instru	_	110110									0 1 0 0 0 0 RIR	1 1 0 0 0 1 P.P.	1101	1010	0 1 1 0 0 0 R,R	1 1 1 0 0 1 P.P.	1111	1011	1000	1001	1 0 0 1 0 1 P ₁ P ₆
		0 0	0 1		-						0 0	0 0		-	0000	0 0					
	B 1	0111010	00000101	0 1	0	-	0	1	0 0	-	0111000	0 1 0			0 0	0 1 0					
		0 1 1	0 0	0 0 0	0 0 1	0011	0110	0 1 1 1	0100	0 1 0 1	0 1 1										
	Operand	wa	wa.byte	wa,byte	wa.byte	wa,byte	wa, byte	wa, byte	wa, byte	wa,byte	EA, r2	EA, rp3	EA, rp3	ЕА, гр3	EA. r2	EA, rp3	ЕА, гр3	EA, rp3	EA, rp3	ЕА, гр3	EA, rp3
	Mnemonic	OFFAW	* MINY	ORIW *	GTIW *	LTIW *	NEIW *	EQIW *	wino	OFFIW *	EADD	DADD	DADC	DADDNC	ESUB	DSUB	DSBB	DSUBNB	DAN	DOR	DXR
isou q	lnsti grou			ĵo u	eratio er	qo oite Izigat	rithme orking	M,						noite	obet:	oitemr	tins fi	q-91			

Skip	condition	No Borrow	Borrow	No Zero	Zero	No Zero	Zero			Carry	Carry			Borrow	Воггом					: : : : :	
C:+************************************		EA-rp3-1	EA-rp3	EA-rp3	EA-rp3	EA∧rp3	EA∧rp3	EA←A×r2	EA←EA÷r2,r2←余リ	r2←r2+1	$(V.wa) \leftarrow (V.wa) + 1$	rp←rp+1	EA←EA+1	r2←r2−1	$(V, wa) \leftarrow (V, wa) - I$	rp ←-rp — 1	EA←EA−1	Decimal Adjust Accumulator	CY←1	CY←0	A <u>→ Ā</u> + 1
Crate	21815	=	=	=	11	II	=	32	29	4	16	2	7	4	16	1	1	4	8	8	8
	B 4																				
•	В3					: · · · · · · · · · · · · · · · · · · ·	2											-			
on code	10	P, P,					Ė	R.R.											1.1	10	0
Instruction code	B 2	101011P1P	1011	1110	1111	1100	1101	0 0 1 0 1 1 R.R.	0 0 1 1		Offset				Offset -				00101011	00101010	0111100
		0 0						0 0		0 0 R 1 R .	0 0	1.0	0 0	R.R.	0 0	1.1	0 1	0.1	000		1
	В 1	011101						0 0 1 0		0000	0000	0 0 P P 0 0 1	1010100	0 1 0 1 0 0 R.R.	0011000	0 0 P P 0 0 1	1010100	0110000	0 0 1 0		
-		0 1 1						0 1 0	-	0 1 0	0 0 1 0	0 0 P	1 0 1	010	0 0 1	0 0 P	101	0 1 1	0 1 0		
	Operand	EA, rp3	EA, rp3	EA, rp3	EA, rp3	ЕА, гр3	EA, rp3	r2	r2	r2	wa	d.	EA	r2	wa	ď.	EA				
	Minemonic	DGT	DLT	DNE	DEQ	DON	DOFF	MUL	DIV	INR	INRW *		XNI	DCR	DCRW *		DCX	DAA	STC	CLC	4001
dr	Just	-	L	L	rithme	<u></u>				1						Dec		†		oitera	do

	L										
Processor Constitution of the Constitution of	-				Instruc	Instruction code			State	Coiterado	Skip
Derand	Operand			B 1	B 2		ВЗ	B 4			condition
RLD		1	010	00100	00111	0 0 0			17	Rotate Left Digit	
RRD		1	**		1	0 0 1			17	Rotate Right Digit	
RLL r2	r 2				0	0 1 R.R.	:		8	r2m+1←r2m,r20←CY,CY←r2,	
RLR r2	r 2				0	0 0 R I R.			8	r2m-1←r2m,r27←CY,CY←r20	
SLL r2	r 2				0 0 1 0 0 1 R1R	1 R.R.		e e	8	r2m+1←r2m,r20←0,CY←r21	
SLR r2	r 2				0	0 0 R.R.	-	1	8	r2m-1←r2m,r27←0,CY←r20	
SLLC r2	r 2				0 0 0 0 0 1 RiRe	1 R.R.		2	8	r2m+1←r2m,r20←0,CY←r21	Carry
SLRC r2	1.2				0	0 0 R.R.			8	r2m-1←r2m,r27←0,CY←r20	Саггу
DRLL EA	EA				10110100	100			8	EAn+1←EAn,EAo←CY,CY←EA15	
DRLR EA	EA				0	0000			8	EAn-1←EAn, EA18←CY, CY←EA0	
DSLL EA	EA				10100100	100	:		∞	EAn+1←EAn, EA0←0, CY←EA15	
DSLR EA	EA			,	0	0 0 0 0			œ	EA1←EA., EA15←0, CY←EA0	
JMP * word			0 1	01010100	Low Adrs	drs	High Adrs		10	PC←word	
			0 0	0100001					4	PC _H ←B, PC _L ←C	
word	word	i i	-	1 1 ← jdisp 1 —	(1 1 1 1			7	10	PC←PC+1+jdisp1	
JRE * word	├		0 1	01001111	— jdisp	ı			2	PC←PC+2+jdisp	
JEA			0 1	01001000	00101000	000			80	PC←EA	
CALL * word	word		0 1	01000000	Low Adrs-	drs	High Adrs		16	(SP-1)←(PC+3)H, (SP-2)←(PC+3)L PC←word, SP←SP-2	
CALB			0.1	01001000	0010100	0 0 1			17	$(SP-1) \leftarrow (PC+2)_H, (SP-2) \leftarrow (PC+2)_L$ $PC_H \leftarrow B, PC_L \leftarrow C, SP \leftarrow SP-2$	
CALF * word	+		0.1	011111	fa				13	$(SP-1) \leftarrow (PC+2)_H, (SP-2) \leftarrow (PC+2)_L$ $PC_{15-11} \leftarrow 00001, PC_{10-0} \leftarrow fa, SP \leftarrow SP-2$	
				-							

B 3	, some of	Posterio			Instruction code	ode	State	Operation	Skip
16 (SP-1)(FC 11),	_	Operation		B 1	B 2	B 3	0.00		condition
10 (SP-1)*PC**-05081.5R-SF-3.1 10 SPC_4-(SP)*.PC+1.PC+1.PC+1.SP-3.1 11 SPC_4-(SP)*.PC_4	CALT word 100		100	100-11	1		91	(SP-1)+(PC+1)4, (SP-2)+(PC+1)4 PCL+(138+214), PC4+(129+214), SP+SP-	
10 PC, −(SP, 1), PC, −(SP+1)	SOFTI 0 1 1	0 1 1	0 1 1	01110010	_		91	(SP-1)+PSW,(SP-2)+(PC+1)w,(SP-3) +(PC+1)L,PC+0060H,SP+SP-3	
10 PC_L-(SP) PC_R-(SP) +1SP-SP+2	RET 101	101	101	10111000			10	PCL←(SP), PCu←(SP+1) SP←SP+2	
13 PCL (=(SP) PCL (=(SP+1), PCL (=(SP+1), PCL (=(SP+2), SP+2), SP+2)	RETS			1001			2	PCL←(SP).PCu←(SP+1\SP←SP+) PC←PC+n	
O(10 of 1) O(RETI 0 1 1 0	0110	0110	0 0 1 0			13	PCL←(SP).PCn←(SP+1), PSW←(SP+2),SP←SP+3	
0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	BIT * bit.wa 0101	bit, wa	0101	1 B: B. B.		1	10	Skip if (V.wa) bit = 1	(V.wa)bit = 1
0 0 0 1 8 Skip il 1 = 0	SK (0100	f 0 1 0 0	0 1 0 0	1000	-		8	Skip if f=1	
0 10141312110 8 Skip if irf = 1, then reset irf	SKN				0001		8	Skip if f=0	0 = J
0 11451516 8 Recet if, if if = 1	SKIT irf	jri			0 1 0 1 4 13 12 11 16		8	Skip if irf=1,then reset irf	ir(=)
4 001111011 12 12 12 12 12 12 12 12 12 12 12 12 1	SKNIT irf	jri	-	-	0 1 1141:121:10		8	Skip if irf=0 Reset irf, if irf=1)rf =0
00111011	NOP 0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0			-	No Operation	
00111011 12	EI 1010	1010	1010	1 0 1			•	Enable Interrupt	
101111011	DI 1011	101	1 0 1 1	101			-	Disable Interrupt	
10111011	HLT 010(010	0 1 0	0 1 0 0 (12	Set Halt Mode	
	STOP 010	010	0 1 0	0100			12	Set Stop Mode	

rpa2 or rpa3 is D + byte, H + A, H + B, H + EA, or H + byte. When each instruction is skipped, idle states is different 3. In item "states", the right of slant is applied when Note 1. B2(Data) is applied for rpa2 = D + byte or II + byte. 2. B3(Data) is applied for rpa3 = D + byte or H + byte. from execution states (See following data). 4-state 7-state 8-state : 10-state : 11-state " (with *) " (with *) 1-byte instruction 3-byte 3-byte 2-byte 2-byte

: 14-state

4-byte


8. LIST OF MODE REGISTERS

Name of mode register		Read/	Function
		write	
MA	MODE A	W	Specifies input/output of
		4.0	Port A in bit units
МВ	MODE B	W	Specifies input/output of
			Port B in bit units
MCC	MODE CONTROL C	W	Specifies port/control mode
			of Port C in bit units
MC	MODE C	W	Specifies input/output of
		renga i Par	Port C set in the port mode
in in the co			in bit units
мм	MEMORY MAPPING	W	Specifies port/expansion
		ng giring	mode of Ports D and F
MF	MODE F	W	Specifies input/output of
		ia 6. 9.	Port F set in the port mode
			in bit units
TMM	Timer mode	R/W	Specifies operation mode of
			the timer
ETMM	Timer/Event	W	Specifies operation mode of
	Counter Mode	1, 4, 4	the Timer Event Counter
EOM	Timer/Event	R/W	Controls output level of
	Counter Output		COO and COl
	Mode		
SML	-Serial Mode	W	Specifies operation mode of
SMH		R/W	the serial interface
ANM	A/D Channel Mode	R/W	Specifies operation mode of
			the A/D converter
ZCM	Zero-cross Mode	W	Specifies operation mode of
			the zero-cross detection
	e spie vije		circuit

9. DIFFERENCE BETWEEN µPD78C11 AND µPD7811

Product	μPD78C11	μPD7811
Item		
No. of instruc-	159	158
tions	(STOP instruction	
	was added.)	
No. of special	28	27
registers	(ZCM register was	
A STATE OF	added.)	
Standby function	HALT MODE, software	32 bytes of the 256-
	STOP mode, hardware	byte internal RAM
	STOP mode.	data are retained at
	In addition, in the	power supply voltage
	software/hardware	as low as 3.2V.
e e e e e e e e e e e e e e e e e e e	STOP mode, the	
	internal RAM data	
	(256 bytes) are	
A shirt of the sage	retained at the	
	power supply voltage	
	as low as 2.0V.	
Control of zero-	Available by setting	Not available
cross detection	the ZCM register	
circuit's self-		
bias		
No. of states of	12	
the HLT instruc-		
tion		and the second of the second
Device construc-	CMOS	NMOS
tion		
Power Operating	T.B.D.	750mW TYP.
con- Standby	T.B.D.	4.8mW TYP.
sump-		
tion		
Pin configuration	V _{DD} : Pin 64	V _{CC} : Pin 64
	STOP: Pin 63	V _{DD} : Pin 63

64PIN PLASTIC SHRINK DIP (750 mil)



P64C-70-750A.C


NOTES

- Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- item "K" to center of leads when formed parallel.

When order this package, please specify as follows:

μPD78C11CW-XXX μPD78C10CW


	The state of the s	
ITEM	MILLIMETERS	INCHES
Α	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50 0.10	0.020 -0.004
F	0.9 MIN.	0.035 MIN.
G	3.2 · o · s	0.126 0.012
Н	0.51 MIN.	0.020 MIN.
ı	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	0.25	0.010 8 883
N	0.17	0.007



When order with this package, please specify as follows:

uPD78CllG-xxx-37


Dimensions of 64-pin Plastic QUIP for $\mu PD78C10G/\mu PD78C11G$ (Unit: mm)



When order with this package, please specify as follows:

uPD78C10G uPD78C11G-xxx-36

PACKAGE DIMENSIONS 64-PIN FLAT PACK μ PD78C10/11



When order with this package, please specify as follows:

μPD78C11G-XXX-12 μPD78C10G-12





NEC Electronics (Europe) GmbH

EUROPEAN DISTRIBUTORS

AUSTRIA
A & D
ABRAHAMCZIK & DEMEL
GES. MBH. & CO KG
EICHENSTRASSE 58-64/1
1120 WIEN
TEL:: (222) 857661
TLX: 134273

BELGIUM CN ROOD DE JAMBLINNE DE MEUXPLEIN 37 1040 BRUSSEL TEL.: (02) 7352135 TLX: 22846

MALCHUS ELECTRONICS PVBA, PLANTIN EN MORETUSLEI 172 2000 ANTWERPEN TEL.: (032) 353256 TLX: 33637

DENMARK MER-EL A/S VED KLAEDEBO 18 2970 HOERSHOLM TEL:: (2) 571000 TLX:: 37360

FINLAND
OY FERRADO A/B
P.O. BOX 54
VALIMONTIE 1
00380 HELSINKi 38
TEL.: (0) 550002
TLX::122214

FRANCE TEKELEC RUE CARLE VERNET CITE DES BRUYERES 92310 SEVRES TEL.: (1) 45 34 75 35

EALING BATIMENT AUVIDULIS AVENUE D'OCEANIE Z.A. D'ORSAY COURTABŒUF BP 90 91943 LES ULIS CEDEX TEL.: (1) 69 28 01 31

CELTI Z.I. DE COURTABŒUF 9, AVENUE DU QUEBEC 91940 LES ULIS TEL.: (1) 64 46 09 09

ASAP RUE DE TROIS PEUPLES 78190 MONTIGNY LE BRETONNEUX TEL.: (1) 30 43 82 33 TLX.: 698887

ASAP MONSIEUR LEGRIS 42, RUE HENRI MATISSE 59930 LA CHAPELLE D'ARMENTIERES TEL.: 20351110

CCI 5, RUE MARCELIN BERTHELOT BP 92 92164 ANTONY

92164 ANTONY TEL.: (1) 46 66 21 82 TLX.: 203881 CCI 5, RUE BATAILLE

69008 LYON TEL.: 78 74 44 56 DIM INTER 65 – 67, RUE DES CITES 93300 AUBERVILLIERS

65 - 67, RUE DES CITES 93300 AUBERVILLIERS TEL.: (1) 48 34 93 70 TLX:: 230524

DIM INTER (VILLEURBANNE) 101, RUE DEDIEU 69100 VILLEURBANNE TEL.: 78 68 32 29 DIM INTER (COLMAR) 27, RUE KLEBER 68000 COLMAR TEL.: 89 4115 43 GEDIS

352, AVENUE G. CLEMENCEAU 92000 NANTERRE TEL.: (1) 42 04 04 04 GEDIS (ALPES) 21, RUE DES GLAISONS 38400 ST. MARTIN D'HERES

TEL.: 75512332
GEDIS (AIX)
MERCURE C
Z.I. D'AIX EN PROVENCE
13763 LES MILLES CEDEX
TEL.: 42600177

CEDIS (TOURS) 1, RUE DU DANEMARK 37100 TOURS TEL.: 47 41 76 46

SERTRONIQUE (MANS) 60, RUE SAGEBIEN CEDEX 43 72040 LE MANS TEL.: 43 84 24 60 TLX.: 720019

SERTRONIQUE (LILLE) 20, RUE CABANIS BP 35 59007 LILLE CEDEX TEL.: 20 47 70 70

GERMANY GLYN GMBH SCHÖNE AUSSICHT 30 6272 NIEDERNHAUSEN TEL.: (0 61 27) 80 77 TI X · 4 186 911

MICROSCAN GMBH ÜBERSEERING 31 2000 HAMBURG 60 TEL.: (0 40) 632 00 30 TLX:: 213 288

REIN ELEKTRONIK GMBH LÖTSCHERWEG 66 4054 NETTETAL 1 TEL.: (02153) 73 3111 TLX: 854251

ULTRATRONIK GMBH MÜNCHENER STRASSE 6 8031 SEEFELD TEL.: (0 8152) 70 90 TLX.: 5 26 459

H3W ELEKTRONIK VERTRIEB GMBH NEUMARKTER STRASSE 75 8000 MÜNCHEN 80 TEL.: (0 89) 4 3132 60 TLX.: 5 214 514

NIPTRON GMBH LUITPOLTSTRASSE 52 8300 LANDSHUT TEL.: (0871) 6 90 48 TLX.: 5 8 443

SYSTEM ELEKTRONIK VERTRIEB GMBH HEESFELD 4 3300 BRAUNSCHWEIG TEL.: (0531) 3140 95 TLX: 952 351

GLEICHMANN + CO ELECTRONICS GMBH INDUSTRIESTRASSE 16 7513 STUTENSEE 3 TEL.: (072 49) 70 01 TLX: 7825 602 MELCHIONI S.P.A. VIA COLETTA, 37 20135 MILANO TEL.: (02) 57941

CLAITRON S.P.A. VIA GALLARATE, 211 20151 MILANO TEL.: (02) 3010091

ADELSY S.R.L. VIA DEL FONDITORE, 5 LOCALITA ROVERI 40127 BOLOGNA TEL.: (051) 532119

PANTRONIC S.R.L. VIA MATTIA BATTISTINI, 212/a 00167 ROMA TEL.: (06) 6273909

NETHERLANDS INNOCIRCUIT MALCHUS ELECTRONICA ADVIESGROEP MALCHUS B V. FOKKERSTRAAT 511-513 3125 BD SCHIEDAM TEL.: (010) 373777 TLX: 21598

CN ROOD CORT V.D. LINDENSTRAAT 11-13 2288 EV RIJSWIJK TEL.: (070) 996360 TLX: 31238

NORWAY
JACOB HATTELAND ELECTRONIC
P.B. 25
5578 NEDRE VATS
TEL.: (47) 63300
TLX: 42850

PORTUGAL
AMPEREL S.A.
AV. FONTES PEREIRA DE MELO 47, 4D

TEL:: (1) 5326 98 TLX:: 18588 SPAIN LOBER S.A. MONTE ESQUINZA 28 MADRID 4 TEL:: (1) 4421100 TLX:: 49533

TLX:: 49533 COMELTA S.A. EMILIO MUNOZ 41, NAVE 1-1-2 MADRID 17 TEL.:: (1) 754 30 01 TLX:: 42007

AMITRON S.A. AVENIDA DE VALLADOLID 47 A 28008 MADRID TEL.: (1) 247 93 13 TLX.: 45550

SWEDEN
TH'S ELEKTRONIK
BOX 3027
16303 SPAANGA
TEL.: (0) 8362970
TLX.: 11145

NORDQVIST & BERG BOX 9145 AARSTAAENGS VAEGEN 19 10272 STOCKHOLM TEL.:: (0) 8690400 TI X : 10407 SWITZERLAND MEMOTEC AG GASWERKSTRASSE 32 4901 LANGENTHAL TEL.: (01) 8201545

TLX:55547

TURKEY
BURC ELEKTRONIK
VE MAKINA
SANAYI VE TICARET A.S.
REFIK SAYDAM CAD.
NO. 89 ARSLAN HAN
KAT. 2-7
SISHANE/ISTANBUL

TEL.: (1) 144 8182 + 149 57 88 / 89

UNITED KINGDOM
ANZAC COMPONENTS LTD
BURNHAM LANE
SLOUGH SL 1 6LN
ENGLAND
TEL.: (06286) 4701
FARNEHL ELECTRONIC

FARNEHL ELECTRONIC COMPONENTS LTD CANAL ROAD LEEDS LS12 2TU ENGLAND TEL.: (0532) 636311 STC MULTI COMPONENTS FDINRIJEGH WAY

EDINBURGH WAY
HARLOW
CM20 2DF
ENGLAND
TEL.: (0279) 442971
DIALOGUE DISTRIBUTION LTD
WATCHMOOR ROAD

WATCHMOOR ROAD CAMBERLER SURREY GU15 3AQ ENGLAND TEL.: (0276) 688001 IMPULSE ELECTRONICS LTD

HAMMOND HOUSE
CATERHAM
SURREY CR3 6XG
TEL.: (0883) 46433
VSI ELECTRONICS LTD
ROYDOMBURY INDUSTRIAL PARK
HORSECROFT ROAD 9

ESSEX CM19 5BYQM TEL.: (0279) 29666

NEC OFFICES

- NEC Electronics (Europe) GmbH, Oberrather Str. 4, 4000 Düsseldorf 30, W. Germany, Tel. (0211) 65 03 01, Telex 8 58 996-0
- NEC Electronics (Germany) GmbH, Oberrather Str. 4, 4000 Düsseldorf 30, Tel. (0211) 65 03 02, Telex 8 58 996-0
 - Hindenburgstr. 28/29, 3000 Hannover 1, Tel. (0511) 881013-16, Telex 9230109
 - Arabellastr. 17, 8000 München 81, Tel. (089) 416 0020, Telex 522 971
 - Heilbronner Str. 314, 7000 Stuttgart 30, Tel. (0711) 890910, Telex 7252220
- NEC Electronics (BNL) Boschdijk 187a, NL-5612 HB Eindhoven, Tel. (040) 44 58 45, Telex 51 923
- NEC Electronics (Scandinavia) Box 4039, S-18304 Täby, Tel. (08) 7328200, Telex 13839
- NEC Electronics (France) S.A., 9, rue Paul Dautier, B.P. 187, F-78142 Velizy Villacoublay Cedex, Tél. (1) 39 46 9617, Télex 699 499
- NEC Electronics Italiana S.R.L., Via Cardano 3, I-20124 Milano, Tel. (02) 67 09108, Telex 315 355
- NEC Electronics (UK) Ltd., Block 3 Carfin Industrial Estate, Motherwell M L1 4UL, Scotland, Tel. (06 98) 73 22 21, Telex 777 565
 - Birmingham Office, 9th Floor, Swan Office Centre, 1508 Coventry Road, Yardley,
 Birmingham B 25 8 VL, Tel. (021) 7 0815 00, Telex 333 014
 - Reading Office, Reading Central Building, 30 Garrad Street, Reading Berks, RG1 1NR, Tel. (07 34) 59 65 51, Telex 847 998
 - Dublin Office, 34/35 South William Street, Dublin 2, Ireland, Tel. (0001) 710200